Használati útmutató Microchip PIC32MZ1025DAA288

Microchip nincs kategorizálva PIC32MZ1025DAA288

Olvassa el alább 📖 a magyar nyelvű használati útmutatót Microchip PIC32MZ1025DAA288 (122 oldal) a nincs kategorizálva kategóriában. Ezt az útmutatót 4 ember találta hasznosnak és 2 felhasználó értékelte átlagosan 4.5 csillagra

Letöltés PDF

Oldal 1/122

Section 22. 12-bit High-Speed Successive Approximation

This section of the manual contains the following major topics:

22.1 Introduction .................................................................................................................. 22-2

22.2 Control Registers ......................................................................................................... 22-6

22.3 ADC Operation........................................................................................................... 22-61

22.4 ADC Module Configuration ........................................................................................ 22-65

22.5 Additional ADC Functions .......................................................................................... 22-85

22.6 Interrupts.................................................................................................................. 22-108

22.7 Operation During Power-Saving Modes .................................................................. 22-114

22.8 Effects of Reset........................................................................................................ 22-116

22.9 Transfer Function..................................................................................................... 22-116

22.10 ADC Sampling Requirements.................................................................................. 22-117

22.11 Connection Considerations...................................................................................... 22-117

22.12 Related Application Notes........................................................................................ 22-118

22.13 Revision History ....................................................................................................... 22-119

PIC32 Family Reference Manual

22.1 INTRODUCTION

The PIC32 12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital

Converter (ADC) includes the following features:

• 12-bit resolution

• Up to eight ADC modules with dedicated Sample and Hold (S&H) circuits (see Note 1)

• Two dedicated ADC modules can be combined in Turbo mode to provide double

conversion rate

• Single-ended and/or differential inputs

• Can operate during Sleep mode

• Supports touch sense applications

• Up to six digital comparators

• Up to six digital filters supporting two modes:

- Oversampling mode

- Averaging mode

• FIFO and DMA engine for dedicated ADC modules (see Note 2)

• Early interrupt generation resulting in faster processing of converted data

• Designed for motor control, power conversion, and general purpose applications

The dedicated ADC modules use a single input (or its alternate) and is intended for high-speed

and precise sampling of time-sensitive or transient inputs, whereas the shared ADC module

incorporates a multiplexer on the input to facilitate a larger group of inputs, with slower sampling,

and provides flexible automated scanning option through the input scan logic.

For each ADC module, the analog inputs are connected to the S&H capacitor. The clock,

sampling time, and output data resolution for each ADC module can be set independently. The

ADC module performs the conversion of the input analog signal based on the configurations set

in the registers. When conversion is complete, the final result is stored in the result buffer for the

specific analog input and is passed to the digital filter and digital comparator if configured to use

data from this particular sample.

A simplified block diagram of the ADC module is illustrated in Figure 22-1.

Note: This family reference manual section is meant to serve as a complement to device

data sheets. Depending on the device, this manual section may not apply to all

PIC32 devices.

Please refer to the note at the beginning of the “ADC” chapter in the current device

data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for

download from the Microchip Worldwide Web site at: http://www.microchip.com

Note 1: Depending on the device, the 12-bit High-Speed SAR ADC has up to seven

dedicated ADC modules and one shared ADC module. Throughout this chapter,

the diagrams and code examples refer to a device with seven dedicated ADC

modules (ADC0-ADC6) and one shared ADC (ADC7). Please consult the “ADC”

chapter in the specific device data sheet to determine which ADC modules are

available for your device.

2: This feature is not available on all devices. Refer to the “ADC” chapter in the

specific device data sheet to determine availability.

3: Prior to enabling the ADC module, the user application must copy the ADC

calibration data (DEVADCx) from the Configuration memory into the ADC

Configuration registers (ADC0CFG-ADC7CFG). Refer to the “ADC” chapter in the

specific device data sheet for more information.

Section 22. 12-bit High-Speed SAR ADC

Figure 22-1: ADC Block Diagram

Note: The number of ADC modules, analog inputs, ANa, ANb, ANc, and ANd, and the FIFO and DMA features

are shown as an example. Refer to the “ADC” chapter in the specific device data sheet to determine the

actual ANx selections, ADC module availability, and the specific FIFO and DMA features.

ADC0

ADC7

REF

+ V

REF

VREFSEL<2:0>

REFH

REFL

ADCSEL<1:0>

CONCLKDIV<5:0>

FRC PBCLK

ADCDIV<6:0>

(ADCxTIME<22:16>)

ADCDIV<6:0>

(ADCCON2<6:0>)

AD0

-T

AD6

AD7

ADDATA0

…...

ADDATA63

(Dedicated

ADC)

(Dedicated

ADC)

FIFO

DMA

Digital Filter

Digital Comparator Interrupt/Event

Capacitive Voltage

Divider (CVD) Interrupt/Event

Triggers,

Turbo Channel,

Scan Control Logic

Trigger

Status and Control

Registers

ADC6

SH0ALT<1:0>

(ADCTRGMODE<17:16>)

ANx

REFL

DIFFx<1>

(ADCIMCONx<x>)

ANa

AN1

REFL

DIFF1<1>

(ADCIMCON1<3>)

SH6ALT<1:0>

(ADCTRGMODE<29:28>)

ANx

REFL

DIFFx<1>

(ADCIMCONx<x>)

AN49

CTMU

BAT

AN48

AN7

CVD

Capacitor

CLK

ANb

ANc

ANd

ANb

ANc

ANd

SYSTEMBUS

ANa

Interrupt

Data

PIC32 Family Reference Manual

Figure 22-2: FIFO Block Diagram

FEN

(ADCFSTAT<31>

FIFO

(Depth Device Dependent)

ADCFIFO DATA<31:0>

ADCID<2:0>

ADCFSTAT<2:0> ADCx ID

ADCx ID Converted Data

ADC6

ADC6EN

(ADCFSTAT<30>)

ADC5

ADC5EN

(ADCFSTAT<29>)

ADC0

ADC0EN

(ADCFSTAT<24>)

If data

available in

FIFO

FRDY

ADCFSTAT<22>

FIEN

(ADCFSTAT<23>

Interrupt

FCNT<7:0>

ADCFSTAT<15:8>

(Number of data in FIFO)

Note: The number of ADC modules, analog inputs, ANa, ANb, ANc, and ANd, and the FIFO and DMA features

are shown as an example. Refer to the “ADC” chapter in the specific device data sheet to determine the

actual ANx selections, ADC module availability, and the specific FIFO and DMA features.

Section 22. 12-bit High-Speed SAR ADC

Figure 22-3: DMA Block Diagram

DMAGEN

(ADCDMASTAT<31>)

ADC6

DMAEN

(ADC6TIME<23>)

ADC5

ADC0

DMAEN

(ADC5TIME<23>)

DMAEN

(ADC0TIME<23>)

Buffer A (ADC0)

Buffer B (ADC0)

Buffer A (ADC1)

Buffer B (ADC1)

Buffer A (ADC6)

Buffer B (ADC6)

DMABL<2:0>

Buffer

Full?

RAF0

(ADCDMASTAT<0>)

RAFIEN0

(ADCDMASTAT<8>)

Interrupt

Buffer

Full?

RBF6

(ADCDMASTAT<22>)

RBFIEN6

(ADCDMASTAT<30>)

Interrupt

Data Count for Buffer-A

(ADC0)

Data Count for Buffer-B

(ADC0)

Data Count for Buffer-A

(ADC1)

Data Count for Buffer-B

(ADC1)

Data Count for Buffer-A

(ADC6)

Data Count for Buffer-B

(ADC6)

DMABADDR<31:0>

CNTBADDR<31:0>

CNTBADDR<31:0> + 1

CNTBADDR<31:0> + 2

CNTBADDR<31:0> + 3

Note: The number of ADC modules, analog inputs, ANa, ANb, ANc, and ANd, and the FIFO and DMA features

are shown as an example. Refer to the “ADC” chapter in the specific device data sheet to determine the

actual ANx selections, ADC module availability, and the specific FIFO and DMA features.

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R-0, HS, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

TRBEN TRBERR TRBMST<2:0> TRBSLV<2:0>

23:16

R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

FRACT SELRES<1:0> STRGSRC<4:0>

15:8

R/W-0 U-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0 U-0

ON — SIDL AICPMPEN CVDEN FSSCLKEN FSPBCLKEN —

7:0

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— IRQVS<2:0> STRGLVL DMABL<2:0>

Legend: HC = Hardware Set HS = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 TRBEN: Turbo Channel Enable bit

1 = Enable the Turbo channel

0 = Disable the Turbo channel

bit 30 TRBERR: Turbo Channel Error Status bit

1 = An error occurred while setting the Turbo channel and Turbo channel function to be disabled regardless

of the TRBEN bit being set to ‘1’.

0 = Turbo channel error did not occur

Note: The status of this bit is valid only after the TRBEN bit is set.

bit 29-27 TRBMST<2:0>: Turbo Master ADCx bits

111 = Reserved

110 = ADC6 is selected as the Turbo Master

•

000 = ADC0 is selected as the Turbo Master

bit 26-24 TRBSLV<2:0>: Turbo Slave ADCx bits

111 = Reserved

110 = ADC6 is selected as the Turbo Slave

•

000 = ADC0 is selected as the Turbo Slave

bit 23 FRACT: Fractional Data Output Format bit

1 = Fractional

0 = Integer

bit 22-21 SELRES<1:0>: Shared ADC Resolution bits

11 = 12 bits (default)

10 = 10 bits

01 = 8 bits

00 = 6 bits

bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Reserved

00010 = Global level software trigger (GLSWTRG) is not self-cleared

00001 = Global software trigger (GSWTRG) is self-cleared on the next clock cycle

00000 = No trigger

bit 15 ON: ADC Module Enable bit

1 = ADC module is enabled

0 = ADC module is disabled

Note: The ON bit should be set only after the ADC module has been configured.

bit 14 Unimplemented: Read as ‘0’

Section 22. 12-bit High-Speed SAR ADC

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 AICPMPEN: Analog Input Charge Pump Enable bit

1 = Analog input charge pump is enabled (default)

0 = Analog input charge pump is disabled

bit 11 CVDEN: Capacitive Voltage Division Enable bit

1 = CVD operation is enabled

0 = CVD operation is disabled

bit 10 FSSCLKEN: Fast Synchronous System Clock to ADC Control Clock bit

1 = Fast synchronous system clock to ADC control clock is enabled

0 = Fast synchronous system clock to ADC control clock is disabled

bit 9 FSPBCLKEN: Fast Synchronous Peripheral Clock to ADC Control Clock bit

1 = Fast synchronous peripheral clock to ADC control clock is enabled

0 = Fast synchronous peripheral clock to ADC control clock is disabled

bit 8-7 Unimplemented: Read as ‘0’

bit 6-4 IRQVS<2:0>: Interrupt Vector Shift bits

To determine interrupt vector address, this bit specifies the amount of left shift done to the ARDYx status

bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with the ADCBASE register (see

22.6.2 “ADC Base Register (ADCBASE) Usage” for more information).

Interrupt Vector Address = Read Value of ADCBASE = Value written to ADCBASE + x << IRQVS<2:0>,

where ‘x’ is the smallest active input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest

priority).

111 = Shift x left 7 bit position

110 = Shift x left 6 bit position

101 = Shift x left 5 bit position

100 = Shift x left 4 bit position

011 = Shift x left 3 bit position

010 = Shift x left 2 bit position

001 = Shift x left 1 bit position

000 = Shift x left 0 bit position

bit 3 STRGLVL: Scan Trigger High Level/Positive Edge Sensitivity bit

1= Scan trigger is high level sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the ADCTRGx

0= Scan trigger is positive edge sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the

ADCTRGx register), only a single scan trigger will be generated, which will complete the scan of all

selected analog inputs.

bit 2-0 DMABL<2:0>: DMA Buffer Length Size bits

111 = Allocates 128 locations in RAM to each analog input

110 = Allocates 64 locations in RAM to each analog input

101 = Allocates 32 locations in RAM to each analog input

100 = Allocates 16 locations in RAM to each analog input

011 = Allocates 8 locations in RAM to each analog input

010 = Allocates 4 locations in RAM to each analog input

001 = Allocates 2 locations in RAM to each analog input

000 = Allocates 1 location in RAM to each analog input

Note: Since each output data is 16-bit wide, one location consists of 2 bytes.

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0, HS, HC R-0, HS, HC R-0, HS, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

BGVRRDY REFFLT EOSRDY CVDCPL<2:0> SAMC<9:9>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

SAMC<7:0>

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

BGVRIEN REFFLTIEN EOSIEN ADCEIOVR ECRIEN ADCEIS<2:0>

7:0

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— ADCDIV<6:0>

Legend: HC = Hardware Set HS = Hardware Cleared r = Reserved

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 BGVRRDY: Band Gap Voltage/ADC Reference Voltage Status bit

1 = Both band gap voltage and ADC reference voltages (V

REF

) are ready

0 = Either or both band gap voltage and ADC reference voltages (V

REF

) are not ready

Data processing is valid only after the BGVRRDY bit is set by hardware, hence the application code must

check that the BGVRRDY bit is set to ensure data validity. This bit is set to ‘ ’ when the ON bit0

(ADCCON1<15>) = 0.

bit 30 REFFLT: Band Gap/V

REF

/AV

BOR Fault Status bit

1 = Fault in band gap or the V

REF

voltage while the ON bit (ADCCON1<15>) was set. Most likely a band

gap or V

REF

fault will be caused by a BOR of the analog V

supply.

0 = Band gap and V

REF

voltage are working properly

This bit is cleared when the ON bit (ADCCON1<15>) = 0 and the BGVRRDY bit = 1.

bit 29 EOSRDY: End of Scan Interrupt Status bit

1 = All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in

the ADCCSS1 and ADCCSS2 registers) have completed scanning

0 = Scanning has not completed

This bit is cleared when ADCCON2<31:24> are read in software.

bit 28-26 CVDCPL<2:0>: Capacitor Voltage Divider (CVD) Setting bit

111 = 7 * 2.5 pF = 17.5 pF

110 = 6 * 2.5 pF = 15 pF

101 = 5 * 2.5 pF = 12.5 pF

100 = 4 * 2.5 pF = 10 pF

011 = 3 * 2.5 pF = 7.5 pF

010 = 2 * 2.5 pF = 5 pF

001 = 1 * 2.5 pF = 2.5 pF

000 = 0 * 2.5 pF = 0 pF

bit 25-16 SAMC<9:0>: Sample Time for the Shared ADC bits

1111111111 = 1025 T

•

0000000001 = 3 T

0000000000 = 2 T

Where T

= period of the ADC conversion clock for the Shared ADC controlled by the ADCDIV<6:0> bits.

bit 15 BGVRIEN: Band Gap/V

REF

Voltage Ready Interrupt Enable bit

1 = Interrupt will be generated when the BGVRRDY bit is set

0 = No interrupt is generated when the BGVRRDY bit is set

Section 22. 12-bit High-Speed SAR ADC

bit 14 REFFLTIEN: Band Gap/V

REF

Voltage Fault Interrupt Enable bit

1 = Interrupt will be generated when the REFFLT bit is set

0 = No interrupt is generated when the REFFLT bit is set

bit 13 EOSIEN: End of Scan Interrupt Enable bit

1 = Interrupt will be generated when EOSRDY bit is set

0 = No interrupt is generated when the EOSRDY bit is set

bit 12 ADCEIOVR: Early Interrupt Request Override bit

1 = Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1

and ADCGIRQEN2 registers

0 = Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1

and ADCEIEN2 registers

bit 11 ECRIEN: External Conversion Request Interface Enable bit

1 = Enables ADC conversion start from external module (such as PTG)

0 = External modules cannot start ADC conversion

bit 10-8 ADCEIS<2:0>: Shared ADC Early Interrupt Select bits

These bits select the number of clocks (T

)

prior to the arrival of valid data that the associated interrupt

is generated.

111 = The data ready interrupt is generated 8 ADC clocks prior to end of conversion

110 = The data ready interrupt is generated 7 ADC clocks prior to end of conversion

•

001 = The data ready interrupt is generated 2 ADC module clocks prior to end of conversion

000 = The data ready interrupt is generated 1 ADC module clock prior to end of conversion

Note: All options are available when the selected resolution, set by the SELRES<1:0> bits

(ADCCON1<22:21>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from ‘000’ to

‘101’ are valid. For a selected resolution of 6-bit, options from ‘000’ to ‘011’ are valid.

bit 7 Unimplemented: Read as ‘0’

bit 6-0 ADCDIV<6:0>: Shared ADC Clock Divider bits

1111111 = 254 * T

= T

•

0000011 = 6 * T

= T

0000010 = 4 * T

= T

0000001 = 2 * T

= T

0000000 = Reserved

The ADCDIV<6:0> bits divide the ADC control clock (T

) to generate the clock for the Shared ADC (T

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ADCSEL<1:0> CONCLKDIV<5:0>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIGEN7

(5)

DIGEN6

(5)

DIGEN5

(5)

DIGEN4

(5)

DIGEN3

(5)

DIGEN2

(5)

DIGEN1

(5)

DIGEN0

(5)

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0, HS, HC R/W-0 R-0, HS, HC

VREFSEL<2:0> TRGSUSP UPDIEN UPDRDY SAMP

(1,2,3,4)

RQCNVRT

7:0

R/W-0 R-0, HS, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

GLSWTRG GSWTRG ADINSEL<5:0>

(5)

Legend: HC = Hardware Set HS = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-30 ADCSEL<1:0>: Analog-to-Digital Clock Source (T

CLK

) bits

Refer to the “12-bit High-Speed Successive Approximation Register (SAR)” chapter in the specific

device data sheet for the ADC Clock source selections.

bit 29-24 CONCLKDIV<5:0>: Analog-to-Digital Control Clock (T

) Divider bits

111111 = 126 * T

CLK

= T

•

000011 = 6 * T

CLK

= T

000010 = 4 * T

CLK

= T

000001 = 2 * T

CLK

= T

000000 = T

CLK

= T

bit 23 DIGEN7: ADC7 Digital Enable bit

(5)

1 = ADC7 is digital enabled

0 = ADC7 is digital disabled

bit 22 DIGEN6: ADC6 Digital Enable bit

(5)

1 = ADC6 is digital enabled

0 = ADC6 is digital disabled

bit 21 DIGEN5: ADC5 Digital Enable bit

(5)

1 = ADC5 is digital enabled

0 = ADC5 is digital disabled

bit 20 DIGEN4: ADC4 Digital Enable bit

(5)

1 = ADC4 is digital enabled

0 = ADC4 is digital disabled

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the

bit is cleared. Also, usage of the SAMP bit will cause settings of the SAMC<9:0> bits (ADCCON2<25:16>)

to be ignored.

2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC. All Class 1 analog

inputs are not affected by the SAMP bit.

3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit

and only after setting the RQCNVRT bit to start the analog-to-digital conversion.

4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and

STRGSRC<4:0> bits should be set to ‘00000’ to disable all external hardware triggers and prevent them

from interfering with the software-controlled sampling command signal SAMP and with the

software-controlled trigger RQCNVRT.

5: Depending on the device, the function will vary. Refer to the “ADC” chapter in the specific device data

sheet to determine the function that is available for your device.

Section 22. 12-bit High-Speed SAR ADC

bit 19 DIGEN3: ADC3 Digital Enable bit

(5)

1 = ADC3 is digital enabled

0 = ADC3 is digital disabled

bit 18 DIGEN2: ADC2 Digital Enable bit

(5)

1 = ADC2 is digital enabled

0 = ADC2 is digital disabled

bit 17 DIGEN1: ADC1 Digital Enable bit

(5)

1 = ADC1 is digital enabled

0 = ADC1 is digital disabled

bit 16 DIGEN0: ADC0 Digital Enable bit

(5)

1 = ADC0 is digital enabled

0 = ADC0 is digital disabled

bit 15-13 VREFSEL<2:0>: Voltage Reference (V

REF

) Input Selection bits

bit 12 TRGSUSP: Trigger Suspend bit

1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled

0 = Triggers are not blocked

bit 11 UPDIEN: Update Ready Interrupt Enable bit

1 = Interrupt will be generated when the UPDRDY bit is set by hardware

0 = No interrupt is generated

bit 10 UPDRDY: ADC Update Ready Status bit

1 = ADC SFRs can be updated

0 = ADC SFRs cannot be updated

Note: This bit is only active while the TRGSUSP bit is set and there are no more running conversions of

any ADC modules.

bit 9 SAMP: Class 2 and Class 3 Analog Input Sampling Enable bit

(1,2,3,4)

1 = The ADC S&H amplifier is sampling

0 = The ADC S&H amplifier is holding

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the

bit is cleared. Also, usage of the SAMP bit will cause settings of the SAMC<9:0> bits (ADCCON2<25:16>)

to be ignored.

2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC. All Class 1 analog

inputs are not affected by the SAMP bit.

3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit

and only after setting the RQCNVRT bit to start the analog-to-digital conversion.

4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and

STRGSRC<4:0> bits should be set to ‘00000’ to disable all external hardware triggers and prevent them

from interfering with the software-controlled sampling command signal SAMP and with the

software-controlled trigger RQCNVRT.

5: Depending on the device, the function will vary. Refer to the “ADC” chapter in the specific device data

sheet to determine the function that is available for your device.

VREFSEL<2:0> AD

REF

+ AD

REF

111 AV

Internal V

REFL

110 Internal V

REFH

101 Internal V

REFH

External V

REFL

100 Internal V

REFH

Internal V

REFL

011 External V

REFH

External V

REFL

010 AV

External V

REFL

001 External V

REFH

AVss

000 AV

AVss

PIC32 Family Reference Manual

bit 8 RQCNVRT: Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital

conversion of an analog input through software.

1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits

0 = Do not trigger the conversion

Note: This bit is automatically cleared in the next ADC clock cycle.

bit 7 GLSWTRG: Global Level Software Trigger bit

1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either

through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0>

bits in the ADCCON1 register

0 = Do not trigger an analog-to-digital conversion

bit 6 GSWTRG: Global Software Trigger bit

1 = Trigger conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either

through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0>

bits in the ADCCON1 register

0 = Do not trigger an analog-to-digital conversion

Note: This bit is automatically cleared in the next ADC clock cycle.

bit 5-0 ADINSEL<5:0>: Analog Input Select bits

(5)

These bits select the analog input to be converted when the RQCNVRT bit is set, where, MAX_AN_INPUT

is the maximum analog inputs available on the device.

MAX_AN_INPUT + 4 = Device dependent (see Note 5)

MAX_AN_INPUT + 3 = Device dependent (see Note 5)

MAX_AN_INPUT + 2 = Device dependent (see Note 5)

MAX_AN_INPUT + 1 = Device dependent (see Note 5)

MAX_AN_INPUT = AN[MAX_AN_INPUT]

•

000001 = AN1

000000 = AN0

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the

bit is cleared. Also, usage of the SAMP bit will cause settings of the SAMC<9:0> bits (ADCCON2<25:16>)

to be ignored.

2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC. All Class 1 analog

inputs are not affected by the SAMP bit.

3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit

and only after setting the RQCNVRT bit to start the analog-to-digital conversion.

4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and

STRGSRC<4:0> bits should be set to ‘00000’ to disable all external hardware triggers and prevent them

from interfering with the software-controlled sampling command signal SAMP and with the

software-controlled trigger RQCNVRT.

5: Depending on the device, the function will vary. Refer to the “ADC” chapter in the specific device data

sheet to determine the function that is available for your device.

Section 22. 12-bit High-Speed SAR ADC

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — SH6ALT<1:0> SH5ALT<1:0> SH4ALT<1:0>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

SH3ALT<1:0> SH2ALT<1:0> SH1ALT<1:0> SH0ALT<1:0>

15:8

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— STRGEN6 STRGEN5 STRGEN4 STRGEN3 STRGEN2 STRGEN1 STRGEN0

7:0

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— SSAMPEN6 SSAMPEN5 SSAMPEN4 SSAMPEN3 SSAMPEN2 SSAMPEN1 SSAMPEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as ‘ ’

bit 29-28 SH6ALT<1:0>: ADC6 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN6

bit 27-26 SH5ALT<1:0>: ADC5 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN5

bit 25-24 SH4ALT<1:0>: ADC4 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN4

bit 23-22 SH3ALT<1:0>: ADC3 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN3

bit 21-20 SH2ALT<1:0>: ADC2 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN2

bit 19-18 SH1ALT<1:0>: ADC1 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN1

bit 17-16 SH0ALT<1:0>: ADC0 Analog Input Select bit

11 01 - = Refer to the “ADC” chapter in the specific device data sheet for the available selections

00 = AN0

bit 15 Unimplemented: Read as ‘ ’

bit 14 STRGEN6: ADC6 Presynchronized Triggers bit

1 = ADC6 uses presynchronized triggers

0 = ADC6 does not use presynchronized triggers

bit 13 STRGEN5: ADC5 Presynchronized Triggers bit

1 = ADC5 uses presynchronized triggers

0 = ADC5 does not use presynchronized triggers

bit 12 STRGEN4: ADC4 Presynchronized Triggers bit

1 = ADC4 uses presynchronized triggers

0 = ADC4 does not use presynchronized triggers

bit 11 STRGEN3: ADC3 Presynchronized Triggers bit

1 = ADC3 uses presynchronized triggers

0 = ADC3 does not use presynchronized triggers

PIC32 Family Reference Manual

bit 10 STRGEN2: ADC2 Presynchronized Triggers bit

1 = ADC2 uses presynchronized triggers

0 = ADC2 does not use presynchronized triggers

bit 9 STRGEN1: ADC1 Presynchronized Triggers bit

1 = ADC1 uses presynchronized triggers

0 = ADC1 does not use presynchronized triggers

bit 8 STRGEN0: ADC0 Presynchronized Triggers bit

1 = ADC0 uses presynchronized triggers

0 = ADC0 does not use presynchronized triggers

bit 7 Unimplemented: Read as ‘ ’

bit 6 SSAMPEN6: ADC6 Synchronous Sampling bit

1 = ADC6 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC6 does not use synchronous sampling

bit 5 SSAMPEN5: ADC5 Synchronous Sampling bit

1 = ADC5 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC5 does not use synchronous sampling

bit 4 SSAMPEN4: ADC4 Synchronous Sampling bit

1 = ADC4 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC4 does not use synchronous sampling

bit 3 SSAMPEN3: ADC3 Synchronous Sampling bit

1 = ADC3 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC3 does not use synchronous sampling

bit 2 SSAMPEN2: ADC2Synchronous Sampling bit

1 = ADC2 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC2 does not use synchronous sampling

bit 1 SSAMPEN1: ADC1 Synchronous Sampling bit

1 = ADC1 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC1 does not use synchronous sampling

bit 0 SSAMPEN0: ADC0 Synchronous Sampling bit

1 = ADC0 uses synchronous sampling for the first sample after being idle or disabled

0 = ADC0 does not use synchronous sampling

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF15 SIGN15 DIFF14 SIGN14 DIFF13 SIGN13 DIFF12 SIGN12

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF11 SIGN11 DIFF10 SIGN10 DIFF9 SIGN9 DIFF8 SIGN8

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF7 SIGN7 DIFF6 SIGN6 DIFF5 SIGN5 DIFF4 SIGN4

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF3 SIGN3 DIFF2 SIGN2 DIFF1 SIGN1 DIFF0 SIGN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DIFF15: AN15 Mode bit

1 = AN15 is using Differential mode

0 = AN15 is using Single-ended mode

bit 30 SIGN:15 AN15 Signed Data Mode bit

1 = AN15 is using Signed Data mode

0 = AN15 is using Unsigned Data mode

bit 29 DIFF14: AN14 Mode bit

1 = AN14 is using Differential mode

0 = AN14 is using Single-ended mode

bit 28 SIGN14: AN14 Signed Data Mode bit

1 = AN14 is using Signed Data mode

0 = AN14 is using Unsigned Data mode

bit 27 DIFF13: AN13 Mode bit

1 = AN13 is using Differential mode

0 = AN13 is using Single-ended mode

bit 26 SIGN13: AN13 Signed Data Mode bit

1 = AN13 is using Signed Data mode

0 = AN13 is using Unsigned Data mode

bit 25 DIFF12: AN12 Mode bit

1 = AN12 is using Differential mode

0 = AN12 is using Single-ended mode

bit 24 SIGN12: AN12 Signed Data Mode bit

1 = AN12 is using Signed Data mode

0 = AN12 is using Unsigned Data mode

bit 23 DIFF11: AN11 Mode bit

1 = AN11 is using Differential mode

0 = AN11 is using Single-ended mode

bit 22 SIGN11: AN11 Signed Data Mode bit

1 = AN11 is using Signed Data mode

0 = AN11 is using Unsigned Data mode

bit 21 DIFF10: AN10 Mode bit

1 = AN10 is using Differential mode

0 = AN10 is using Single-ended mode

PIC32 Family Reference Manual

bit 20 SIGN10: AN10 Signed Data Mode bit

1 = AN10 is using Signed Data mode

0 = AN10 is using Unsigned Data mode

bit 19 DIFF9: AN9 Mode bit

1 = AN9 is using Differential mode

0 = AN9 is using Single-ended mode

bit 18 SIGN9: AN9 Signed Data Mode bit

1 = AN9 is using Signed Data mode

0 = AN9 is using Unsigned Data mode

bit 17 DIFF8: AN 8 Mode bit

1 = AN8 is using Differential mode

0 = AN8 is using Single-ended mode

bit 16 SIGN8: AN8 Signed Data Mode bit

1 = AN8 is using Signed Data mode

0 = AN8 is using Unsigned Data mode

bit 15 DIFF7: AN7 Mode bit

1 = AN7 is using Differential mode

0 = AN7 is using Single-ended mode

bit 14 SIGN7: AN7 Signed Data Mode bit

1 = AN7 is using Signed Data mode

0 = AN7 is using Unsigned Data mode

bit 13 DIFF6: AN6 Mode bit

1 = AN6 is using Differential mode

0 = AN6 is using Single-ended mode

bit 12 SIGN6: AN6 Signed Data Mode bit

1 = AN6 is using Signed Data mode

0 = AN6 is using Unsigned Data mode

bit 11 DIFF5: AN5 Mode bit

1 = AN5 is using Differential mode

0 = AN5 is using Single-ended mode

bit 10 SIGN5: AN5 Signed Data Mode bit

1 = AN5 is using Signed Data mode

0 = AN5 is using Unsigned Data mode

bit 9 DIFF4: AN4 Mode bit

1 = AN4 is using Differential mode

0 = AN4 is using Single-ended mode

bit 8 SIGN4: AN4 Signed Data Mode bit

1 = AN4 is using Signed Data mode

0 = AN4 is using Unsigned Data mode

bit 7 DIFF3: AN3 Mode bit

1 = AN3 is using Differential mode

0 = AN3 is using Single-ended mode

bit 6 SIGN3: AN3 Signed Data Mode bit

1 = AN3 is using Signed Data mode

0 = AN3 is using Unsigned Data mode

bit 5 DIFF2: AN2 Mode bit

1 = AN2 is using Differential mode

0 = AN2 is using Single-ended mode

Section 22. 12-bit High-Speed SAR ADC

bit 4 SIGN2: AN2 Signed Data Mode bit

1 = AN2 is using Signed Data mode

0 = AN2 is using Unsigned Data mode

bit 3 DIFF1: AN1 Mode bit

1 = AN1 is using Differential mode

0 = AN1 is using Single-ended mode

bit 2 SIGN1: AN1 Signed Data Mode bit

1 = AN1 is using Signed Data mode

0 = AN1 is using Unsigned Data mode

bit 1 DIFF0: AN0 Mode bit

1 = AN0 is using Differential mode

0 = AN0 is using Single-ended mode

bit 0 SIGN0: AN0 Signed Data Mode bit

1 = AN0 is using Signed Data mode

0 = AN0 is using Unsigned Data mode

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF31 SIGN31 DIFF30 SIGN30 DIFF29 SIGN29 DIFF28 SIGN28

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF27 SIGN27 DIFF26 SIGN26 DIFF25 SIGN25 DIFF24 SIGN24

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF23 SIGN23 DIFF22 SIGN22 DIFF21 SIGN21 DIFF20 SIGN20

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF19 SIGN19 DIFF18 SIGN18 DIFF17 SIGN17 DIFF16 SIGN16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DIFF31: AN31 Mode bit

1 = AN31 is using Differential mode

0 = AN31 is using Single-ended mode

bit 30 SIGN31: AN31 Signed Data Mode bit

1 = AN31 is using Signed Data mode

0 = AN31 is using Unsigned Data mode

bit 29 DIFF30: AN30 Mode bit

1 = AN30 is using Differential mode

0 = AN30 is using Single-ended mode

bit 28 SIGN30: AN30 Signed Data Mode bit

1 = AN30 is using Signed Data mode

0 = AN30 is using Unsigned Data mode

bit 27 DIFF29: AN29 Mode bit

1 = AN29 is using Differential mode

0 = AN29 is using Single-ended mode

bit 26 SIGN29: AN29 Signed Data Mode bit

1 = AN29 is using Signed Data mode

0 = AN29 is using Unsigned Data mode

bit 25 DIFF28: AN28 Mode bit

1 = AN28 is using Differential mode

0 = AN28 is using Single-ended mode

bit 24 SIGN28: AN28 Signed Data Mode bit

1 = AN28 is using Signed Data mode

0 = AN28 is using Unsigned Data mode

bit 23 DIFF27: AN27 Mode bit

1 = AN27 is using Differential mode

0 = AN27 is using Single-ended mode

bit 22 SIGN27: AN27 Signed Data Mode bit

1 = AN27 is using Signed Data mode

0 = AN27 is using Unsigned Data mode

bit 21 DIFF26: AN26 Mode bit

1 = AN26 is using Differential mode

0 = AN26 is using Single-ended mode

Section 22. 12-bit High-Speed SAR ADC

bit 20 SIGN26: AN26 Signed Data Mode bit

1 = AN26 is using Signed Data mode

0 = AN26 is using Unsigned Data mode

bit 19 DIFF25: AN25 Mode bit

1 = AN25 is using Differential mode

0 = AN25 is using Single-ended mode

bit 18 SIGN25: AN25 Signed Data Mode bit

1 = AN25 is using Signed Data mode

0 = AN25 is using Unsigned Data mode

bit 17 DIFF24: AN24 Mode bit

1 = AN24 is using Differential mode

0 = AN24 is using Single-ended mode

bit 16 SIGN24: AN24 Signed Data Mode bit

1 = AN24 is using Signed Data mode

0 = AN24 is using Unsigned Data mode

bit 15 DIFF23: AN23 Mode bit

1 = AN23 is using Differential mode

0 = AN23 is using Single-ended mode

bit 14 SIGN23: AN23 Signed Data Mode bit

1 = AN23 is using Signed Data mode

0 = AN23 is using Unsigned Data mode

bit 13 DIFF22: AN22 Mode bit

1 = AN22 is using Differential mode

0 = AN22 is using Single-ended mode

bit 12 SIGN22: AN22 Signed Data Mode bit

1 = AN22 is using Signed Data mode

0 = AN22 is using Unsigned Data mode

bit 11 DIFF21: AN21 Mode bit

1 = AN21 is using Differential mode

0 = AN21 is using Single-ended mode

bit 10 SIGN21: AN21 Signed Data Mode bit

1 = AN21 is using Signed Data mode

0 = AN21 is using Unsigned Data mode

bit 9 DIFF20: AN20 Mode bit

1 = AN20 is using Differential mode

0 = AN20 is using Single-ended mode

bit 8 SIGN20: AN20 Signed Data Mode bit

1 = AN20 is using Signed Data mode

0 = AN20 is using Unsigned Data mode

bit 7 DIFF19: AN19 Mode bit

1 = AN19 is using Differential mode

0 = AN19 is using Single-ended mode

bit 6 SIGN19: AN19 Signed Data Mode bit

1 = AN19 is using Signed Data mode

0 = AN19 is using Unsigned Data mode

bit 5 DIFF18: AN18 Mode bit

1 = AN18 is using Differential mode

0 = AN18 is using Single-ended mode

PIC32 Family Reference Manual

bit 4 SIGN18: AN18 Signed Data Mode bit

1 = AN18 is using Signed Data mode

0 = AN18 is using Unsigned Data mode

bit 3 DIFF17: AN17 Mode bit

1 = AN17 is using Differential mode

0 = AN17 is using Single-ended mode

bit 2 SIGN17: AN17 Signed Data Mode bit

1 = AN17 is using Signed Data mode

0 = AN17 is using Unsigned Data mode

bit 1 DIFF16: AN16 Mode bit

1 = AN16 is using Differential mode

0 = AN16 is using Single-ended mode

bit 0 SIGN16: AN16 Signed Data Mode bit

1 = AN16 is using Signed Data mode

0 = AN16 is using Unsigned Data mode

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF47 SIGN47 DIFF46 SIGN46 DIFF45 SIGN45 DIFF44 SIGN44

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF43 SIGN43 DIFF42 SIGN42 DIFF41 SIGN41 DIFF40 SIGN40

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF39 SIGN39 DIFF38 SIGN38 DIFF37 SIGN37 DIFF36 SIGN36

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF35 SIGN35 DIFF34 SIGN34 DIFF33 SIGN33 DIFF32 SIGN32

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DIFF47: AN47 Mode bit

1 = AN47 is using Differential mode

0 = AN47 is using Single-ended mode

bit 30 SIGN47: AN47 Signed Data Mode bit

1 = AN47 is using Signed Data mode

0 = AN47 is using Unsigned Data mode

bit 29 DIFF46: AN46 Mode bit

1 = AN46 is using Differential mode

0 = AN46 is using Single-ended mode

bit 28 SIGN46: AN46 Signed Data Mode bit

1 = AN46 is using Signed Data mode

0 = AN46 is using Unsigned Data mode

bit 27 DIFF45: AN45 Mode bit

1 = AN45 is using Differential mode

0 = AN45 is using Single-ended mode

bit 26 SIGN45: AN45 Signed Data Mode bit

1 = AN45 is using Signed Data mode

0 = AN45 is using Unsigned Data mode

bit 25 DIFF44: AN44 Mode bit

1 = AN44 is using Differential mode

0 = AN44 is using Single-ended mode

bit 24 SIGN44: AN44 Signed Data Mode bit

1 = AN44 is using Signed Data mode

0 = AN44 is using Unsigned Data mode

bit 23 DIFF43: AN43 Mode bit

1 = AN43 is using Differential mode

0 = AN43 is using Single-ended mode

bit 22 SIGN43: AN43 Signed Data Mode bit

1 = AN43 is using Signed Data mode

0 = AN43 is using Unsigned Data mode

bit 21 DIFF42: AN42 Mode bit

1 = AN42 is using Differential mode

0 = AN42 is using Single-ended mode

PIC32 Family Reference Manual

bit 20 SIGN42: AN42 Signed Data Mode bit

1 = AN42 is using Signed Data mode

0 = AN42 is using Unsigned Data mode

bit 19 DIFF41: AN41 Mode bit

1 = AN41 is using Differential mode

0 = AN41 is using Single-ended mode

bit 18 SIGN41: AN41 Signed Data Mode bit

1 = AN41 is using Signed Data mode

0 = AN41 is using Unsigned Data mode

bit 17 DIFF40: AN40 Mode bit

1 = AN40 is using Differential mode

0 = AN40 is using Single-ended mode

bit 16 SIGN40: AN40 Signed Data Mode bit

1 = AN40 is using Signed Data mode

0 = AN40 is using Unsigned Data mode

bit 15 DIFF39: AN39 Mode bit

1 = AN39 is using Differential mode

0 = AN39 is using Single-ended mode

bit 14 SIGN39: AN39 Signed Data Mode bit

1 = AN39 is using Signed Data mode

0 = AN39 is using Unsigned Data mode

bit 13 DIFF38: AN38 Mode bit

1 = AN38 is using Differential mode

0 = AN38 is using Single-ended mode

bit 12 SIGN38: AN38 Signed Data Mode bit

1 = AN38 is using Signed Data mode

0 = AN38 is using Unsigned Data mode

bit 11 DIFF37: AN37 Mode bit

1 = AN37 is using Differential mode

0 = AN37 is using Single-ended mode

bit 10 SIGN37: AN37 Signed Data Mode bit

1 = AN37 is using Signed Data mode

0 = AN37 is using Unsigned Data mode

bit 9 DIFF36: AN36 Mode bit

1 = AN36 is using Differential mode

0 = AN36 is using Single-ended mode

bit 8 SIGN36: AN36 Signed Data Mode bit

1 = AN36 is using Signed Data mode

0 = AN36 is using Unsigned Data mode

bit 7 DIFF35: AN35 Mode bit

1 = AN35 is using Differential mode

0 = AN35 is using Single-ended mode

bit 6 SIGN35: AN35 Signed Data Mode bit

1 = AN35 is using Signed Data mode

0 = AN35 is using Unsigned Data mode

bit 5 DIFF34: AN34 Mode bit

1 = AN34 is using Differential mode

0 = AN34 is using Single-ended mode

Section 22. 12-bit High-Speed SAR ADC

bit 4 SIGN34: AN34 Signed Data Mode bit

1 = AN34 is using Signed Data mode

0 = AN34 is using Unsigned Data mode

bit 3 DIFF33: AN33 Mode bit

1 = AN33 is using Differential mode

0 = AN33 is using Single-ended mode

bit 2 SIGN33: AN33 Signed Data Mode bit

1 = AN33 is using Signed Data mode

0 = AN33 is using Unsigned Data mode

bit 1 DIFF32: AN32 Mode bit

1 = AN32 is using Differential mode

0 = AN32 is using Single-ended mode

bit 0 SIGN32: AN32 Signed Data Mode bit

1 = AN32 is using Signed Data mode

0 = AN32 is using Unsigned Data mode

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF63 SIGN63 DIFF62 SIGN62 DIFF61 SIGN61 DIFF60 SIGN60

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF59 SIGN59 DIFF58 SIGN58 DIFF57 SIGN57 DIFF56 SIGN56

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF55 SIGN55 DIFF54 SIGN54 DIFF53 SIGN53 DIFF52 SIGN52

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DIFF51 SIGN51 DIFF50 SIGN50 DIFF49 SIGN49 DIFF48 SIGN48

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DIFF63: AN63 Mode bit

1 = AN63 is using Differential mode

0 = AN63 is using Single-ended mode

bit 30 SIGN63: AN63 Signed Data Mode bit

1 = AN63 is using Signed Data mode

0 = AN63 is using Unsigned Data mode

bit 29 DIFF62: AN62 Mode bit

1 = AN62 is using Differential mode

0 = AN62 is using Single-ended mode

bit 28 SIGN62: AN62 Signed Data Mode bit

1 = AN62 is using Signed Data mode

0 = AN62 is using Unsigned Data mode

bit 27 DIFF61: AN61 Mode bit

1 = AN61 is using Differential mode

0 = AN61 is using Single-ended mode

bit 26 SIGN61: AN61 Signed Data Mode bit

1 = AN61 is using Signed Data mode

0 = AN61 is using Unsigned Data mode

bit 25 DIFF60: AN60 Mode bit

1 = AN60 is using Differential mode

0 = AN60 is using Single-ended mode

bit 24 SIGN60: AN60 Signed Data Mode bit

1 = AN60 is using Signed Data mode

0 = AN60 is using Unsigned Data mode

bit 23 DIFF59: AN59 Mode bit

1 = AN59 is using Differential mode

0 = AN59 is using Single-ended mode

bit 22 SIGN59: AN59 Signed Data Mode bit

1 = AN59 is using Signed Data mode

0 = AN59 is using Unsigned Data mode

bit 21 DIFF58: AN58 Mode bit

1 = AN58 is using Differential mode

0 = AN58 is using Single-ended mode

Section 22. 12-bit High-Speed SAR ADC

bit 20 SIGN58: AN58 Signed Data Mode bit

1 = AN58 is using Signed Data mode

0 = AN58 is using Unsigned Data mode

bit 19 DIFF57: AN57 Mode bit

1 = AN57 is using Differential mode

0 = AN57 is using Single-ended mode

bit 18 SIGN57: AN57 Signed Data Mode bit

1 = AN57 is using Signed Data mode

0 = AN57 is using Unsigned Data mode

bit 17 DIFF56: AN56 Mode bit

1 = AN56 is using Differential mode

0 = AN56 is using Single-ended mode

bit 16 SIGN56: AN56 Signed Data Mode bit

1 = AN56 is using Signed Data mode

0 = AN56 is using Unsigned Data mode

bit 15 DIFF55: AN55 Mode bit

1 = AN55 is using Differential mode

0 = AN55 is using Single-ended mode

bit 14 SIGN55: AN55 Signed Data Mode bit

1 = AN55 is using Signed Data mode

0 = AN55 is using Unsigned Data mode

bit 13 DIFF54: AN54 Mode bit

1 = AN54 is using Differential mode

0 = AN54 is using Single-ended mode

bit 12 SIGN54: AN54 Signed Data Mode bit

1 = AN54 is using Signed Data mode

0 = AN54 is using Unsigned Data mode

bit 11 DIFF53: AN53 Mode bit

1 = AN53 is using Differential mode

0 = AN53 is using Single-ended mode

bit 10 SIGN53: AN53 Signed Data Mode bit

1 = AN53 is using Signed Data mode

0 = AN53 is using Unsigned Data mode

bit 9 DIFF52: AN52 Mode bit

1 = AN52 is using Differential mode

0 = AN52 is using Single-ended mode

bit 8 SIGN52: AN52 Signed Data Mode bit

1 = AN52 is using Signed Data mode

0 = AN52 is using Unsigned Data mode

bit 7 DIFF51: AN51 Mode bit

1 = AN51 is using Differential mode

0 = AN51 is using Single-ended mode

bit 6 SIGN51: AN51 Signed Data Mode bit

1 = AN51 is using Signed Data mode

0 = AN51 is using Unsigned Data mode

bit 5 DIFF50: AN50 Mode bit

1 = AN50 is using Differential mode

0 = AN50 is using Single-ended mode

PIC32 Family Reference Manual

bit 4 SIGN50: AN50 Signed Data Mode bit

1 = AN50 is using Signed Data mode

0 = AN50 is using Unsigned Data mode

bit 3 DIFF49: AN49 Mode bit

1 = AN49 is using Differential mode

0 = AN49 is using Single-ended mode

bit 2 SIGN49: AN49 Signed Data Mode bit

1 = AN49 is using Signed Data mode

0 = AN49 is using Unsigned Data mode

bit 1 DIFF48: AN48 Mode bit

1 = AN48 is using Differential mode

0 = AN48 is using Single-ended mode

bit 0 SIGN48: AN48 Signed Data Mode bit

1 = AN48 is using Signed Data mode

0 = AN48 is using Unsigned Data mode

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN31 AGIEN30 AGIEN29 AGIEN28 AGIEN27 AGIEN26 AGIEN25 AGIEN24

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN23 AGIEN22 AGIEN21 AGIEN20 AGIEN19 AGIEN18 AGIEN17 AGIEN16

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN15 AGIEN14 AGIEN13 AGIEN12 AGIEN11 AGIEN10 AGIEN9 AGIEN8

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN7 AGIEN6 AGIEN5 AGIEN4 AGIEN3 AGIEN2 AGIEN1 AGIEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 AGIEN31:AGIEN0: ADC Interrupt Enable bits

1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted

data is ready (indicated by the ARDYx bit (‘x’ = 31-0) of the ADCDSTAT1 register)

0 = Interrupts are disabled

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN63 AGIEN62 AGIEN61 AGIEN60 AGIEN59 AGIEN58 AGIEN57 AGIEN56

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN55 AGIEN54 AGIEN53 AGIEN52 AGIEN51 AGIEN50 AGIEN49 AGIEN48

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN47 AGIEN46 AGIEN45 AGIEN44 AGIEN43 AGIEN42 AGIEN41 AGIEN40

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AGIEN39 AGIEN38 AGIEN37 AGIEN36 AGIEN35 AGIEN34 AGIEN33 AGIEN32

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 AGIEN63:AGIEN32 ADC Interrupt Enable bits

1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted

data is ready (indicated by the ARDYx bit (‘x’ = 63-32) of the ADCDSTAT2 register)

0 = Interrupts are disabled

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS31 CSS30 CSS29 CSS28 CSS27 CSS26 CSS25 CSS24

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS23 CSS22 CSS21 CSS20 CSS19 CSS18 CSS17 CSS16

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS15 CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 CSS8

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS7 CSS6 CSS5 CSS4 CSS3 CSS2 CSS1 CSS0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 CSS31:CSS0: Analog Common Scan Select bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: In addition to setting the appropriate bits in this register, Class 1 and Class 2 analog inputs must select the

STRIG input as the trigger source if they are to be scanned through the CSS bits. Refer to the bit x

descriptions in the ADCTRGx register (Register 22-18) for selecting the STRIG option.

2: If a Class 1 or Class 2 input is included in the scan by setting the CSSx bit to ‘1’ and by setting the

TRGSRCx<4:0> bits to STRIG mode (‘0b11), the user application must ensure that no other triggers are

generated for that input using the RQCNVRT bit in the ADCCON3 register or the hardware input or any

digital filter. Otherwise, the scan behavior is unpredictable.

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS63 CSS62 CSS61 CSS60 CSS59 CSS58 CSS57 CSS56

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS55 CSS54 CSS53 CSS52 CSS51 CSS50 CSS49 CSS48

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS47 CSS46 CSS45 CSS44 CSS43 CSS42 CSS41 CSS40

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS39 CSS38 CSS37 CSS36 CSS35 CSS34 CSS33 CSS32

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 CSS63:CSS32: Analog Common Scan Select bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note: Analog inputs 63 to 32 are always Class 3, as there are only 32 triggers available.

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY31 ARDY30 ARDY29 ARDY28 ARDY27 ARDY26 ARDY25 ARDY24

23:16

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY23 ARDY22 ARDY21 ARDY20 ARDY19 ARDY18 ARDY17 ARDY16

15:8

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY15 ARDY14 ARDY13 ARDY12 ARDY11 ARDY10 ARDY9 ARDY8

7:0

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY7 ARDY6 ARDY5 ARDY4 ARDY3 ARDY2 ARDY1 ARDY0

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 ARDY31:ARDY0: Conversion Data Ready for Corresponding Analog Input Ready bits

1 = This bit is set when converted data is ready in the data register

0 = This bit is cleared when the associated data register is read

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY63 ARDY62 ARDY61 ARDY60 ARDY59 ARDY58 ARDY57 ARDY56

23:16

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY55 ARDY54 ARDY53 ARDY52 ARDY51 ARDY50 ARDY49 ARDY48

15:8

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY47 ARDY46 ARDY45 ARDY44 ARDY43 ARDY42 ARDY41 ARDY40

7:0

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

ARDY39 ARDY38 ARDY37 ARDY36 ARDY35 ARDY34 ARDY33 ARDY32

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 ARDY63:ARDY32: Conversion Data Ready for Corresponding Analog Input Ready bits

1 = This bit is set when converted data is ready in the data register

0 = This bit is cleared when the associated data register is read

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CMPE31 CMPE30 CMPE29 CMPE28 CMPE27 CMPE26 CMPE25 CMPE24

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CMPE23 CMPE22 CMPE21 CMPE20 CMPE19 CMPE18 CMPE17 CMPE16

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CMPE15 CMPE14 CMPE13 CMPE12 CMPE11 CMPE10 CMPE9 CMPE8

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CMPE7 CMPE6 CMPE5 CMPE4 CMPE3 CMPE2 CMPE1 CMPE0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 CMPE31:CMPE0: ADC Digital Comparator ‘x’ Enable bits

These bits enable conversion results corresponding to the Analog Input to be processed by the Digital

Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

Note 1: CMPEx = ANx, where ‘x’ = 0-31 (Digital Comparator inputs are limited to AN0 through AN31).

2: Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in

unpredictable behavior.

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DCMPHI<15:8>

(1,2,3)

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DCMPHI<7:0>

(1,2,3)

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DCMPLO<15:8>

(1,2,3)

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DCMPLO<7:0>

(1,2,3)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-16 DCMPHI<15:0>: Digital Comparator ‘x’ High Limit Value bits

(1,2,3)

These bits store the high limit value, which is used by digital comparator for comparisons with ADC

converted data.

bit 15-0 DCMPLO<15:0>: Digital Comparator ‘x’ Low Limit Value bits

(1,2,3)

These bits store the low limit value, which is used by digital comparator for comparisons with ADC

converted data.

Note 1: Changing theses bits while the Digital Comparator is enabled (E ) can result in unpredictable NDCMP = 1

behavior.

2: The format of the limit values should match the format of the ADC converted value in terms of sign and

fractional settings.

3: For Digital Comparator 1 used in CVD mode, the DCMPHI<15:0> and DCMPLO<15:0> bits must always

be specified in signed format, as the CVD output data is differential and is always signed.

Section 22. 12-bit High-Speed SAR ADC

through

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0, HS, HC

AFEN DATA16EN DFMODE OVRSAM<2:0> AFGIEN AFRDY

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — CHNLID<4:0>

15:8

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

FLTRDATA<15:8>

7:0

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

FLTRDATA<7:0>

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 AFEN: Digital Filter ‘x’ Enable bit

1 = Digital filter is enabled

0 = Digital filter is disabled and the AFRDY status bit is cleared

bit 30 DATA16EN: Filter Significant Data Length bit

1 = All 16 bits of the filter output data are significant

0 = Only the first 12 bits are significant, followed by four zeros

Note: This bit is significant only if DFMODE = 1 (Averaging Mode) and FRACT (ADCCON1<23>) = 1

(Fractional Output Mode).

bit 29 DFMODE: ADC Filter Mode bit

1 = Filter ‘x’ works in Averaging mode

0 = Filter ‘x’ works in Oversampling Filter mode (default)

When the ADC filter is enabled and DFMODE = 0:

Once an ADC edge conversion trigger event occurs, it is held active until the filter OVRSAM sample count

has expired.

The Minimum Trigger Period = (OVRSAM<2:0> bits in ADCFLTRx) (SAMC<7:0> bits in ADCxTIME T

((SELRES<1:0> bits in ADCxTIME + 1) T

Example:

• OVRSAM<2:0> bits in ADCFLTRx = 8x Samples

• SAMC<7:0> bits in ADCxTIME = 3 T

• SELRES<1:0> bits in ADCxTIME = 12 bits

User Min Trig period ≥ (8 * (3 T

+ 13 T

)) = 128 T

When the ADC filter is enabled and DFMODE = 1:

All ADC conversions are initiated solely by trigger events. After OVRSAM normal edge trigger events and

subsequent conversions, the ADC filter result will contain the average value of OVRSAM number of

conversions.

Refer to Figure 22-18: “ADC Filter Comparisons Example” for more information.

PIC32 Family Reference Manual

bit 28-26 OVRSAM<2:0>: Oversampling Filter Ratio bits

If DFMODE is ‘0’:

111 = 128 samples (shift sum 3 bits to right, output data is in 15.1 format)

110 = 32 samples (shift sum 2 bits to right, output data is in 14.1 format)

101 = 8 samples (shift sum 1 bit to right, output data is in 13.1 format)

100 = 2 samples (shift sum 0 bits to right, output data is in 12.1 format)

011 = 256 samples (shift sum 4 bits to right, output data is 16 bits)

010 = 64 samples (shift sum 3 bits to right, output data is 15 bits)

001 = 16 samples (shift sum 2 bits to right, output data is 14 bits)

000 = 4 samples (shift sum 1 bit to right, output data is 13 bits)

If DFMODE is ‘1’:

111 = 256 samples (256 samples to be averaged)

110 = 128 samples (128 samples to be averaged)

101 = 64 samples (64 samples to be averaged)

100 = 32 samples (32 samples to be averaged)

011 = 16 samples (16 samples to be averaged)

010 = 8 samples (8 samples to be averaged)

001 = 4 samples (4 samples to be averaged)

000 = 2 samples (2 samples to be averaged)

bit 25 AFGIEN: Digital Filter ‘x’ Interrupt Enable bit

1 = Digital filter interrupt is enabled and is generated by the AFRDY status bit

0 = Digital filter is disabled

bit 24 AFRDY: Digital Filter ‘x’ Data Ready Status bit

1 = Data is ready in the FLTRDATA<15:0> bits

0 = Data is not ready

Note: This bit is cleared by reading the FLTRDATA<15:0> bits or by disabling the Digital Filter module

(by setting AFEN to ‘0’).

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 CHNLID<4:0>: Digital Filter Analog Input Selection bits

These bits specify the analog input to be used as the oversampling filter data source.

11111 = AN31

•

00010 = AN2

00001 = AN1

00000 = AN0

Note: Only the first 32 analog inputs (Class 1 and Class 2) can use a digital filter.

bit 15-0 FLTRDATA<15:0>: Digital Filter ‘ ’ Data Output Value bitsx

The filter output data is as per the fractional format set in the FRACT bit (ADCCON1<23>). The FRACT bit

should not be changed while the filter is enabled. Changing the state of the FRACT bit after the operation

of the filter has ended will not update the value of the FLTRDATA<15:0> bits to reflect the new format.

through

(Continued)

Section 22. 12-bit High-Speed SAR ADC

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC3<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC2<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC1<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC0<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC3<4:0>: Trigger Source for Conversion of Analog Input AN3 Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC2<4:0>: Trigger Source for Conversion of Analog Input AN2 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC1<4:0>: Trigger Source for Conversion of Analog Input AN1 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC0<4:0>: Trigger Source for Conversion of Analog Input AN0 Select bits

See bits 28-24 for bit value definitions.

PIC32 Family Reference Manual

Bit

Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC7<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC6<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC5<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC4<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC7<4:0>: Trigger Source for Conversion of Analog Input AN7 Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC6<4:0>: Trigger Source for Conversion of Analog Input AN6 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC5<4:0>: Trigger Source for Conversion of Analog Input AN5 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC4<4:0>: Trigger Source for Conversion of Analog Input AN4 Select bits

See bits 28-24 for bit value definitions.

Section 22. 12-bit High-Speed SAR ADC

Bit

Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC11<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC10<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC9<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC8<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC11<4:0>: Trigger Source for Conversion of Analog Input AN11 Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC10<4:0>: Trigger Source for Conversion of Analog Input AN10 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC9<4:0>: Trigger Source for Conversion of Analog Input AN9 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC8<4:0>: Trigger Source for Conversion of Analog Input AN8 Select bits

See bits 28-24 for bit value definitions.

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC15<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC14<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC13<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC12<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC15<4:0>: Trigger Source for Conversion of Analog Input AN15 Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC14<4:0>: Trigger Source for Conversion of Analog Input AN14 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC13<4:0>: Trigger Source for Conversion of Analog Input AN13 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC12<4:0>: Trigger Source for Conversion of Analog Input AN12 Select bits

See bits 28-24 for bit value definitions.

Section 22. 12-bit High-Speed SAR ADC

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC19<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC18<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC17<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC16<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC19<4:0>: Trigger Source for Conversion of Analog Input AN19 Select bits

11111 00100 - = Refer to the “ADC” chapter in the specific device data sheet for trigger source selections

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC18<4:0>: Trigger Source for Conversion of Analog Input AN18 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC17<4:0>: Trigger Source for Conversion of Analog Input AN17 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC16<4:0>: Trigger Source for Conversion of Analog Input AN16 Select bits

See bits 28-24 for bit value definitions.

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC23<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC22<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC21<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC20<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC23<4:0>: Trigger Source for Conversion of Analog Input AN23 Select bits

11111-00100 = Refer to the “ADC” chapter in the specific device data sheet for information

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC22<4:0>: Trigger Source for Conversion of Analog Input AN22 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC21<4:0>: Trigger Source for Conversion of Analog Input AN21 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC20<4:0>: Trigger Source for Conversion of Analog Input AN20 Select bits

See bits 28-24 for bit value definitions.

Section 22. 12-bit High-Speed SAR ADC

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC27<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC26<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC25<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC24<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC27<4:0>: Trigger Source for Conversion of Analog Input AN27 Select bits

11111-00100 = Refer to the “ADC” chapter in the specific device data sheet for information

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC26<4:0>: Trigger Source for Conversion of Analog Input AN26 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC25<4:0>: Trigger Source for Conversion of Analog Input AN25 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC24<4:0>: Trigger Source for Conversion of Analog Input AN24 Select bits

See bits 28-24 for bit value definitions.

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC31<4:0>

23:16

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC30<4:0>

15:8

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC29<4:0>

7:0

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — TRGSRC28<4:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-24 TRGSRC31<4:0>: Trigger Source for Conversion of Analog Input AN31 Select bits

11111-00100 = Refer to the “ADC” chapter in the specific device data sheet for information

00011 = Scan Trigger (STRIG)

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits

(ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSSx bits to be set in the

ADCCSSx registers.

bit 23-21 Unimplemented: Read as ‘0’

bit 20-16 TRGSRC30<4:0>: Trigger Source for Conversion of Analog Input AN30 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as ‘0’

bit 12-8 TRGSRC29<4:0>: Trigger Source for Conversion of Analog Input AN29 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as ‘0’

bit 4-0 TRGSRC28<4:0>: Trigger Source for Conversion of Analog Input AN28 Select bits

See bits 28-24 for bit value definitions.

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

CVDDATA<15:8>

23:16

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

CVDDATA<7:0>

15:8

U-0 U-0 R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

— — AINID<5:0>

7:0

R/W-0 R/W-0 R-0, HS, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ENDCMP DCMPGIEN DCMPED IEBTWN IEHIHI IEHILO IELOHI IELOLO

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-16 CVDDATA<15:0>: CVD Data Status bits

In CVD mode, these bits obtain the CVD differential output data (subtraction of CVD positive and negative

measurement), whenever a Digital Comparator event is generated. The value in these bits is compliant

with the FRACT bit (ADCCON1<23>) and is always signed.

bit 15-14 Unimplemented: Read as ‘0’

bit 13-8 AINID<5:0>: Digital Comparator 1 Analog Input Identification (ID) bits

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being

monitored by Digital Comparator 1.

Note: In normal ADC mode, only analog inputs <31:0> can be processed by the Digital Comparator 1.

The Digital Comparator 1 also supports the CVD mode, in which Class 2 and Class 3 analog

inputs may be stored in the AINID<5:0> bits.

111111 = AN63 is being monitored

111110 = AN62 is being monitored

•

000001 = AN1 is being monitored

000000 = AN0 is being monitored

bit 7 ENDCMP: Digital Comparator 1 Enable bit

1 = Digital Comparator 1 is enabled

0 = Digital Comparator 1 is not enabled, and the DCMPED status bit (ADCCMPCON1<5>) is cleared

bit 6 DCMPGIEN: Digital Comparator 1 Interrupt Enable bit

1 = A Digital Comparator 1 interrupt is generated when the DCMPED status bit (ADCCMPCON1<5>) is set

0 = A Digital Comparator 1 interrupt is disabled

bit 5 DCMPED: Digital Comparator 1 “Output True” Event Status bit

The logical conditions under which the digital comparator gets “True” are defined by the IEBTWN, IEHIHI,

IEHILO, IELOHI, and IELOLO bits.

Note: This bit is cleared by reading the AINID<5:0> bits or by disabling the Digital Comparator module

(by setting ENDCMP to ‘0’).

1 = Digital Comparator 1 output true event has occurred (output of Comparator is ‘1’)

0 = Digital Comparator 1 output is false (output of comparator is ‘0’)

bit 4 IEBTWN: Between Low/High Digital Comparator 1 Event bit

1 = Generate a digital comparator event when DCMPLO<15:0>  DATA<31:0>

DCMPHI<15:0>

0 = Do not generate a digital comparator event

bit 3 IEHIHI: High/High Digital Comparator 1 Event bit

1 = Generate a Digital Comparator 1 Event when DCMPHI<15:0>  DATA<31:0>

0 = Do not generate an event

bit 2 IEHILO: High/Low Digital Comparator 1 Event bit

1 = Generate a Digital Comparator 1 Event when DATA<31:0>

DCMPHI<15:0>

0 = Do not generate an event

PIC32 Family Reference Manual

bit 1 IELOHI: Low/High Digital Comparator 1 Event bit

1 = Generate a Digital Comparator 1 Event when DCMPLO<15:0>  DATA<31:0>

0 = Do not generate an event

bit 0 IELOLO: Low/Low Digital Comparator 1 Event bit

1 = Generate a Digital Comparator 1 Event when DATA<31:0>

DCMPLO<15:0>

0 = Do not generate an event

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

— — — — — — — —

23:16

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

— — — — — — — —

15:8

U-0 U-0 U-0 R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

— — — AINID<4:0>

7:0

R/W-0 R/W-0 R-0, HS, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ENDCMP DCMPGIEN DCMPED IEBTWN IEHIHI IEHILO IELOHI IELOLO

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as ‘0’

bit 12-8 AINID<4:0>: Digital Comparator ‘x’ Analog Input Identification (ID) bits

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being

monitored by the Digital Comparator.

Note: Only analog inputs <31:0> can be processed by the Digital Comparator module ‘x’ (‘x’ = 2-6).

11111 = AN31 is being monitored

11110 = AN30 is being monitored

•

00001 = AN1 is being monitored

00000 = AN0 is being monitored

bit 7 ENDCMP: Digital Comparator ‘x’ Enable bit

1 = Digital Comparator ‘x’ is enabled

0 = Digital Comparator ‘x’ is not enabled, and the DCMPED status bit (ADCCMPCONx<5>) is cleared

bit 6 DCMPGIEN: Digital Comparator ‘x’ Interrupt Enable bit

1 = A Digital Comparator ‘x’ interrupt is generated when the DCMPED status bit (ADCCMPCONx<5>) is

set

0 = A Digital Comparator ‘x’ interrupt is disabled

bit 5 DCMPED: Digital Comparator ‘x’ “Output True” Event Status bit

The logical conditions under which the digital comparator gets “True” are defined by the IEBTWN, IEHIHI,

IEHILO, IELOHI and IELOLO bits.

Note: This bit is cleared by reading the AINID<5:0> bits (ADCCMPCON1<13:8>) or by disabling the

Digital Comparator module (by setting ENDCMP to ‘0’).

1 = Digital Comparator ‘x’ output true event has occurred (output of Comparator is ‘1’)

0 = Digital Comparator ‘x’ output is false (output of Comparator is ‘0’)

bit 4 IEBTWN: Between Low/High Digital Comparator ‘x’ Event bit

1 = Generate a digital comparator event when the DCMPLO<15:0> bits DATA<31:0> bits

DCMPHI<15:0> bits

0 = Do not generate a digital comparator event

bit 3 IEHIHI: High/High Digital Comparator ‘x’ Event bit

1 = Generate a Digital Comparator ‘x’ Event when the DCMPHI<15:0> bits  DATA<31:0> bits

0 = Do not generate an event

bit 2 IEHILO: High/Low Digital Comparator ‘x’ Event bit

1 = Generate a Digital Comparator ‘x’ Event when the DATA<31:0> bits

DCMPHI<15:0> bits

0 = Do not generate an event

PIC32 Family Reference Manual

bit 1 IELOHI: Low/High Digital Comparator ‘x’ Event bit

1 = Generate a Digital Comparator ‘x’ Event when the DCMPLO<15:0> bits  DATA<31:0> bits

0 = Do not generate an event

bit 0 IELOLO: Low/Low Digital Comparator ‘x’ Event bit

1 = Generate a Digital Comparator ‘x’ Event when the DATA<31:0> bits

DCMPLO<15:0> bits

0 = Do not generate an event

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

FEN ADC6EN ADC5EN ADC4EN ADC3EN ADC2EN ADC1EN ADC0EN

23:16

R/W-0 R-0, HS, HC R-0, HS, HC U-0 U-0 U-0 U-0 U-0

FIEN FRDY FWROVERR — — — — —

15:8

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

FCNT<7:0>

7:0

R-0 U-0 U-0 U-0 U-0 R-0 R-0 R-0

FSIGN — — — — ADCID<2:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 FEN: FIFO Enable bit

1 = FIFO is enabled

0 = FIFO is disabled; no data is being saved into the FIFO

bit 30-24 ADC6-ADC0 Enable bitsADC6EN:ADC0EN:

1 = Converted output data of ADC6-ADC0 is stored in the FIFO

0 = Converted output data of ADC6-ADC0 is not stored in the FIFO

Note: While using FIFO, the output data is additionally stored in the respective output data register

(ADCDATAx).

bit 23 FIEN: FIFO Interrupt Enable bit

1 = FIFO interrupts are enabled; an interrupt is generated once the FRDY bit is set

0 = FIFO interrupts are disabled

bit 22 FRDY: FIFO Data Ready Interrupt Status bit

1 = FIFO has data to be read

0 = No data is available in the FIFO

Note: This bit is cleared when the FIFO output data in ADCFIFO has been read and there is no

additional data ready in the FIFO (that is, the FIFO is empty).

bit 21 FWROVERR: FIFO Write Overflow Error Status bit

1 = A write overflow error in the FIFO has occurred (circular FIFO)

0 = A write overflow error in the FIFO has not occurred

Note: This bit is cleared after ADCFSTAT<23:16> are read by software.

bit 15-8 FCNT<7:0>: FIFO Data Entry Count Status bit

The value in these bits indicates the number of data entries in the FIFO.

bit 7 FSIGN: FIFO Sign Setting bit

This bit reflects the sign of data stored in the ADCFIFO register.

bit 6-3 Unimplemented: Read as ‘0’

bit 2-0 ADCID<2:0>: ADC6-ADC0 Identifier bits

These bits specify the ADC module whose data is stored in the FIFO.

111 = Reserved

110 = Converted data of ADC6 is stored in FIFO

•

000 = Converted data of ADC0 is stored in FIFO

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<31:24>

23:16

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<23:16>

15:8

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<15:8>

7:0

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 DATA<31:0>: FIFO Data Output Value bits

Note: When an alternate input is used as the input source for a dedicated ADC module, the data output is still read

from the Primary input Data Output Register.

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

— — — — — — — —

23:16

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

— — — — — — — —

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ADCBASE<15:8>

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ADCBASE<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 Unimplemented: Read as ‘0’

bit 15-0 ADCBASE<15:0>: ADC ISR Base Address bits

This register, when read, contains the base address of the user's ADC ISR jump table. The interrupt vector

address is determined by the IRQVS<2:0> bits of the ADCCON1 register specifying the amount of left

shift done to the ARDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with

ADCBASE register.

Interrupt Vector Address = Read Value of ADCBASE = Value written to ADCBASE + x << IRQVS<2:0>,

where ‘x’ is the smallest active analog input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which

has highest priority).

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<31:24>

23:16

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<23:16>

15:8

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<15:8>

7:0

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

DATA<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 DATA<31:0>: ADC Converted Data Output bits.

Note 1: When an alternate input is used as the input source for a dedicated ADC module, the data output is still

read from the Primary input Data Output Register.

2: Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format

specified by FRACT bit.

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMAGEN RBFIEN6 RBFIEN5 RBFIEN4 RBFIEN3 RBFIEN2 RBFIEN1 RBFIEN0

23:16

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

DMAWROVERR RBF6 RBF5 RBF4 RBF3 RBF2 RBF1 RBF0

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMACNTEN RAFIEN6 RAFIEN5 RAFIEN4 RAFIEN3 RAFIEN2 RAFIEN1 RAFIEN0

7:0

U-0 R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

— RAF6 RAF5 RAF4 RAF3 RAF2 RAF1 RAF0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DMAGEN: DMA Global Enable bit

1 = DMA engine is enabled globally for all ADC modules. To use DMA, individual dedicated ADC modules

should enable their DMAEN bits (ADCxTIME<23>).

0 = DMA engine is globally disabled for all ADC modules

bit 30-24 RBFIEN6:RBFIEN0: RAM Buffer B Full Interrupt Enable bit

1 = Interrupts are enabled and generated when the RBFx Status bit is set

0 = Interrupts are disabled

bit 23 DMAWROVERR: DMA Write Overflow Error bit

1 = DMA write overflow error has occurred (circular buffer)

0 = DMA write overflow error has not occurred

Note: This bit is cleared by hardware after a software read of the ADCDMASTAT register.

bit 22-16 RBF6:RBF0: RAM Buffer B Full Status bit

1 = RAM Buffer B is full

0 = RAM Buffer B is not full

Note: These bits are self-clearing upon being a read by software.

bit 15 DMACNTEN: DMA Buffer Sample Count Enable bit

The DMA engine will save the current sample count for each buffer in the table starting at the ADCCNTB

address after each sample write into the corresponding buffer in the SRAM.

bit 14-8 RAFIEN6:RAFIEN0: RAM Buffer A Full Interrupt Enable bit

1 = Interrupts are enabled and generated when the RAFx status bit is set

0 = Interrupts are disabled

bit 7 Unimplemented: Read as ‘0’

bit 6-0 RAF6:RAF0: RAM Buffer A Full Status bit

1 = RAM Buffer A is full

0 = RAM Buffer A is not full

Note: These bits are self-clearing upon being a read by software.

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CNTBADDR<31:24>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CNTBADDR<23:16>

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CNTBADDR<15:8>

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CNTBADDR<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 CNTBADDR<31:0>: Analog-to-Digital Count Base Address bits

The ADCCNTB register contains the user-defined RAM address at which the DMA engine will start saving

the current count of output samples (if the DMACNTEN bit (ADCDMASTAT<15>) is set), which is already

written to each of the buffers in the System RAM for each ADC module. The ADCx module will have its

Buffer A current sample count saved at the address ((ADCCNTB) + 2 * x) and its Buffer B current sample

count saved at the address ((ADCCNTB) + (2 * x + 1)). Where 'x' is the dedicated ADC module ID.

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMABADDR<31:24>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMABADDR<23:16>

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMABADDR<15:8>

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMABADDR<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 DMABADDR<31:0>: DMA Base Address bits

The ADCDMAB register contains the user-specified RAM address at which DMA engine will start saving

the converted data. The address of saving each data is specified by the following relations:

Buffer A starting address at: ADCDMAB + (2 * x) * 2

(ADCON1bits.DMABL + 1)

Buffer B starting at: ADCDMAB + (2 * (x + 1)) * 2

(ADCON1bits.DMABL + 1)

Where, 'x' is the dedicated ADC module ID.

PIC32 Family Reference Manual

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

LVL31 LVL30 LVL29 LVL28 LVL27 LVL26 LVL25 LVL24

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

LVL23 LVL22 LVL21 LVL20 LVL19 LVL18 LVL17 LVL16

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

LVL15 LVL14 LVL13 LVL12 LVL11 LVL10 LVL9 LVL8

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

LVL7 LVL6 LVL5 LVL4 LVL3 LVL2 LVL1 LVL0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31 LVL31:LVL0: Trigger Level and Edge Sensitivity bits

1 = Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as

the trigger signal remains high)

0 = Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)

Note 1: This register specifies the trigger level for analog inputs 0 to 31.

2: The higher analog input ID belongs to Class 3, and therefore, is only scan triggered. All Class 3 analog

inputs use the Scan Trigger, for which the level/edge is defined by the STRGLVL bit (ADCCON1<3>).

Section 22. 12-bit High-Speed SAR ADC

Bit Range Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-1

— — — ADCEIS<2:0> SELRES<1:0>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DMAEN ADCDIV<6:0>

15:8

U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

— — — — — — SAMC<9:8>

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

SAMC<7:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as ‘0’

bit 28-26 ADCx Early Interrupt Select bitsADCEIS<2:0>:

111 = The data ready interrupt is generated 8 ADC clocks prior to the end of conversion

110 = The data ready interrupt is generated 7 ADC clocks prior to the end of conversion

•

001 = The data ready interrupt is generated 2 ADC clocks prior to the end of conversion

000 = The data ready interrupt is generated 1 ADC clock prior to the end of conversion

Note: All options are available when the selected resolution, specified by the SELRES<1:0> bits

(ADCxTIME<25:24>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from ‘000’

to ‘101’ are valid. For a selected resolution of 6-bit, options from ‘000’ to ‘011’ are valid.

bit 25-24 SELRES<1:0>: ADC Resolution Select bits

11 = 12 bits

10 = 10 bits

01 = 8 bits

00 = 6 bits

bit 23 DMAEN: DMA Enable bit

1 = DMA engine is enabled for the ADC module. The ADC can save data on system RAM.

0 = DMA engine is disabled for the ADC module. The converted data can only be retrieved from the

respective data register.

bit 22-16 ADCDIV<6:0>: ADC Clock Divisor bits

These bits divide the ADC control clock with period T

to generate the clock for ADC (T

1111111 = 254 * T

= T

•

0000011 = 6 * T

= T

0000010 = 4 * T

= T

0000001 = 2 * T

= T

0000000 = Reserved

bit 15-10 Unimplemented: Read as ‘0’

bit 9-0 SAMC<9:0>: ADC Sample Time bits

Where T

= period of the ADC conversion clock for the dedicated ADC controlled by the ADCDIV<6:0>

bits.

1111111111 = 1025 T

•

0000000001 = 3 T

0000000000 = 2 T

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN31 EIEN30 EIEN29 EIEN28 EIEN27 EIEN26 EIEN25 EIEN24

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN23 EIEN22 EIEN21 EIEN20 EIEN19 EIEN18 EIEN17 EIEN16

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN15 EIEN14 EIEN13 EIEN12 EIEN11 EIEN10 EIEN9 EIEN8

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN7 EIEN6 EIEN5 EIEN4 EIEN3 EIEN2 EIEN1 EIEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 EIEN31:EIEN0: Early Interrupt Enable for Analog Input bits

1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early

interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)

0 = Interrupts are disabled

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN63 EIEN62 EIEN61 EIEN60 EIEN59 EIEN58 EIEN57 EIEN56

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN55 EIEN54 EIEN53 EIEN52 EIEN51 EIEN50 EIEN49 EIEN48

15:8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN47 EIEN46 EIEN45 EIEN44 EIEN43 EIEN42 EIEN41 EIEN40

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

EIEN39 EIEN38 EIEN37 EIEN36 EIEN35 EIEN34 EIEN33 EIEN32

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-0 EIEN63:EIEN32: Early Interrupt Enable for Analog Input bits

1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early

interrupt event occurs (indicated by the EIRDYx bit ('x' = 63-32) of the ADCEISTAT2 register)

0 = Interrupts are disabled

PIC32 Family Reference Manual

Bit

Range

Bit

31/23/15/7

Bit

30/22/14/6

Bit

29/21/13/5

Bit

28/20/12/4

Bit

27/19/11/3

Bit

26/18/10/2

Bit

25/17/9/1

Bit

24/16/8/0

31:24

U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0

— — — — WKUPCLKCNT<3:0>

23:16

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

WKIEN7

(1)

WKIEN6

(1)

WKIEN5

(1)

WKIEN4

(1)

WKIEN3

(1)

WKIEN2

(1)

WKIEN1

(1)

WKIEN0

(1)

15:8

R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC R-0, HS, HC

WKRDY7

(1)

WKRDY6

(1)

WKRDY5

(1)

WKRDY4

(1)

WKRDY3

(1)

WKRDY2

(1)

WKRDY1

(1)

WKRDY0

(1)

7:0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ANEN7

(1)

ANEN6

(1)

ANEN5

(1)

ANEN4

(1)

ANEN3

(1)

ANEN2

(1)

ANEN1

(1)

ANEN0

(1)

Legend: HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 31-28 Unimplemented: Read as ‘0’

bit 27-24 WKUPCLKCNT<3:0>: Wake-up Clock Count bits

These bits represent the number of ADC clocks required to warm-up the ADC module before it can perform

conversion. Although the clocks are specific to each ADC, the WKUPCLKCNT bit is common to all ADC

modules.

1111 = 2

= 32,768 clocks

•

0110 = 2

= 64 clocks

0101 = 2

= 32 clocks

0100 = 2

= 16 clocks

0011 = 2

= 16 clocks

0010 = 2

= 16 clocks

0001 = 2

= 16 clocks

0000 = 2

= 16 clocks

bit 23-16 WKIEN7:WKIEN0: ADC Wake-up Interrupt Enable bit

(1)

1 = Enable interrupt and generate interrupt when the WKRDYx status bit is set

0 = Disable interrupt

bit 15-8 WKRDY7:WKRDY0: ADC Wake-up Status bit

(1)

1 = ADC Analog and Bias circuitry ready after the wake-up count number 2

WKUPEXP

clocks after setting

ANENx to ‘1’

0 = ADC Analog and Bias circuitry is not ready

Note: These bits are cleared by hardware when the ANENx bit is cleared

bit 7-0 ANEN7:ANEN0: ADC Analog and Bias Circuitry Enable bits

(1)

1 = Analog and bias circuitry enabled. Once the analog and bias circuit is enabled, the ADC module needs

a warm-up time, as defined by the WKUPCLKCNT<3:0> bits.

0 = Analog and bias circuitry disabled

Note 1: Refer to the “ADC” chapter in the specific device data sheet to determine the available bits for your

device.

Section 22. 12-bit High-Speed SAR ADC

22.3 ADC OPERATION

The High-Speed Successive Approximation Register (SAR) ADC is designed to support power

conversion and motor control applications and consists of up to eight individual ADC modules.

The dedicated ADC modules have single analog inputs (after alternate selection) connected to

their S&H circuit. Since these ADC modules sample a dedicated analog input, they are termed

“dedicated” ADC modules. Dedicated ADC modules are used to measure/capture time sensitive

or transitory analog signals. The shared ADC module has multiple analog input connected to its

S&H circuit through a multiplexer. Since multiple analog input share this ADC, it is termed the

“shared” ADC module. The shared ADC module is used to measure analog signals of lower

frequencies and signals, which are static in nature (i.e.,do not change significantly with time).

The analog inputs that are connected to the dedicated ADC modules are considered Class 1

inputs. The analog inputs connected to the shared ADC module are Class 2 and Class 3 inputs.

The number of inputs designated for each “class” depends on the specific device. For example,

a device with eight ADC modules and 54 analog inputs will have the following arrangement:

• Class 1 = AN0 to AN6

• Class 2 = AN7 to AN31

• Class 3 = AN32 to AN53

The property of each class of analog input is described in Table 22-2:

Table 22-2: Analog Input Class

Class 1 analog input properties:

• Class 1 inputs are associated with a dedicated ADC module. Each dedicated ADC has a

single Class 1 input associated with it at a given time. The (alternate) input selection is

made through the SHxALT<1:0> bits in the ADCTRGMODE register. Regardless of the

alternate input selection, the trigger source and the result register remains the same.

• Each Class 1 input has a unique trigger (selected by the ADCTRGx register) and upon

arrival of the trigger, ends sampling and starts conversion. Upon completion of conversion,

the ADC module reverts back to sampling mode. When a Class 1 input is enabled and is

not being converted, it is always sampled.

• All Class 1 inputs have same priority, work independently and it is possible to start

conversion on all Class 1 inputs at the same time

• Class 1 inputs can be part of a scan list, triggered by the common scan trigger source.

Note: Refer to the “ADC” chapter in the specific device data sheet for the actual number

of analog inputs for each class.

ADC Module

Analog

Input

Class

Trigger Trigger Action

Dedicated ADC modules Class 1 Individual trigger source or

scan trigger

Ends sampling and starts

conversion

Shared ADC module Class 2 Individual trigger source or

scan trigger

Starts sampling sequence

or begins scan sequence

Shared ADC module with

input scan

Class 3 Scan trigger Starts scan sequence

PIC32 Family Reference Manual

Example 22-1: Initializing and Using ADC Class 1 Input

int main(int argc, char** argv) {

int result[3];

/* initialize ADC calibration setting */

ADC0CFG = DEVADC0;

ADC1CFG = DEVADC1;

ADC2CFG = DEVADC2;

ADC3CFG = DEVADC3;

ADC4CFG = DEVADC4;

ADC5CFG = DEVADC5;

ADC7CFG = DEVADC7;

/* Configure ADCCON1 */

ADCCON1 = 0; // No ADCCON1 features are enabled including: Stop-in-Idle, turbo,

// CVD mode, Fractional mode and scan trigger source.

/* Configure ADCCON2 */

ADCCON2 = 0; // Since, we are using only the Class 1 inputs, no setting is

// required for ADCDIV

/* Initialize warm up time register */

ADCANCON = 0;

ADCANCONbits.WKUPCLKCNT = 5; // Wakeup exponent = 32 * TADx

/* Clock setting */

ADCCON3 = 0;

ADCCON3bits.ADCSEL = 0; // Select input clock source

ADCCON3bits.CONCLKDIV = 1; // Control clock frequency is half of input clock

ADCCON3bits.VREFSEL = 0; // Select AVDD and AVSS as reference source

/* Select ADC sample time and conversion clock */

ADC0TIMEbits.ADCDIV = 1; // ADC0 clock frequency is half of control clock = TAD0

ADC0TIMEbits.SAMC = 5; // ADC0 sampling time = 5 * TAD0

ADC0TIMEbits.SELRES = 3; // ADC0 resolution is 12 bits

ADC1TIMEbits.ADCDIV = 1; // ADC1 clock frequency is half of control clock = TAD1

ADC1TIMEbits.SAMC = 5; // ADC1 sampling time = 5 * TAD1

ADC1TIMEbits.SELRES = 3; // ADC1 resolution is 12 bits

ADC2TIMEbits.ADCDIV = 1; // ADC2 clock frequency is half of control clock = TAD2

ADC2TIMEbits.SAMC = 5; // ADC2 sampling time = 5 * TAD2

ADC2TIMEbits.SELRES = 3; // ADC2 resolution is 12 bits

/* Select analog input for ADC modules, no presync trigger, not sync sampling */

ADCTRGMODEbits.SH0ALT = 0; // ADC0 = AN0

ADCTRGMODEbits.SH1ALT = 0; // ADC1 = AN1

ADCTRGMODEbits.SH2ALT = 0; // ADC2 = AN2

/* Select ADC input mode */

ADCIMCON1bits.SIGN0 = 0; // unsigned data format

ADCIMCON1bits.DIFF0 = 0; // Single ended mode

ADCIMCON1bits.SIGN1 = 0; // unsigned data format

ADCIMCON1bits.DIFF1 = 0; // Single ended mode

ADCIMCON1bits.SIGN2 = 0; // unsigned data format

ADCIMCON1bits.DIFF2 = 0; // Single ended mode

/* Configure ADCGIRQENx */

ADCGIRQEN1 = 0; // No interrupts are used

ADCGIRQEN2 = 0;

/* Configure ADCCSSx */

ADCCSS1 = 0; // No scanning is used

ADCCSS2 = 0;

/* Configure ADCCMPCONx */

ADCCMPCON1 = 0; // No digital comparators are used. Setting the ADCCMPCONx

ADCCMPCON2 = 0; // register to '0' ensures that the comparator is disabled.

ADCCMPCON3 = 0; // Other registers are “don't care”.

ADCCMPCON4 = 0;

ADCCMPCON5 = 0;

ADCCMPCON6 = 0;

PIC32 Family Reference Manual

Example 22-2: ADC Class 2 Configuration and Fractional Format

int main(int argc, char** argv) {

int result[3];

/* Configure ADCCON1 */

ADCCON1bits.FRACT = 1; // use Fractional output format

ADCCON1bits.SELRES = 3; // ADC7 resolution is 12 bits

ADCCON1bits.STRGSRC = 0; // No scan trigger.

/* Configure ADCCON2 */

ADCCON2bits.SAMC = 5; // ADC7 sampling time = 5 * TAD7

ADCCON2bits.ADCDIV = 1; // ADC7 clock freq is half of control clock = TAD7

/* Initialize warm up time register */

ADCANCON = 0;

ADCANCONbits.WKUPCLKCNT = 5; // Wakeup exponent = 32 * TADx

/* Clock setting */

ADCCON3 = 0;

ADCCON3bits.ADCSEL = 0; // Select input clock source

ADCCON3bits.CONCLKDIV = 1; // Control clock frequency is half of input clock

ADCCON3bits.VREFSEL = 0; // Select AVDD and AVSS as reference source

/* No selection for dedicated ADC modules, no presync trigger, not sync sampling */

ADCTRGMODEbits = 0;

/* Select ADC input mode */

ADCIMCON1bits.SIGN7 = 0; // unsigned data format

ADCIMCON1bits.DIFF7 = 0; // Single ended mode

ADCIMCON1bits.SIGN8 = 0; // unsigned data format

ADCIMCON1bits.DIFF8 = 0; // Single ended mode

ADCIMCON1bits.SIGN9 = 0; // unsigned data format

ADCIMCON1bits.DIFF9 = 0; // Single ended mode

/* Configure ADCGIRQENx */

ADCGIRQEN1 = 0; // No interrupts are used

ADCGIRQEN2 = 0;

/* Configure ADCCSSx */

ADCCSS1 = 0; // No scanning is used

ADCCSS2 = 0;

/* Configure ADCCMPCONx */

ADCCMPCON1 = 0; // No digital comparators are used. Setting the ADCCMPCONx

ADCCMPCON2 = 0; // register to '0' ensures that the comparator is disabled.

ADCCMPCON3 = 0; // Other registers are “don't care”.

ADCCMPCON4 = 0;

ADCCMPCON5 = 0;

ADCCMPCON6 = 0;

/* Configure ADCFLTRx */

ADCFLTR1 = 0; // No oversampling filters are used.

ADCFLTR2 = 0;

ADCFLTR3 = 0;

ADCFLTR4 = 0;

ADCFLTR5 = 0;

ADCFLTR6 = 0;

/* Set up the trigger sources */

ADCTRGSNSbits.LVL7 = 0; // Edge trigger

ADCTRGSNSbits.LVL8 = 0; // Edge trigger

ADCTRGSNSbits.LVL9 = 0; // Edge trigger

ADC1TRG2bits.TRGSRC7 = 1; // Set AN7 to trigger from software

ADC2TRG3bits.TRGSRC8 = 1; // Set AN8 to trigger from software

ADC2TRG3bits.TRGSRC9 = 1; // Set AN9 to trigger from software

Section 22. 12-bit High-Speed SAR ADC

22.4.4.2.1 Synchronous Sampling (SSAMPEN =

) 

After a trigger event, sampling ends and conversion starts exactly (2 * T

+ t

SAMC

x) after

presynchronized trigger or t

SAMC

after the previous conversion, where t

SAMC

x is the sample time

set by the SAMC<9:0> (ADCxTIME<9:0>) bits.

22.4.4.2.2 Asynchronous Sampling (SSAMPEN =

) 

After a trigger event, sampling ends and conversion starts immediately (with or without

presynchronized), provided that (2 * T

+ t

SAMC

x) after pre-synchronized trigger or t

SAMC

x after

previous conversion, is met and already completed (elapsed). If the time is not met, then the

sampling will go on for t

SAMC

x time and only then conversion starts. Effectively, this becomes a

synchronous sampling, but only when the t

SAMC

x requirement is not met before the last

asynchronous trigger. If the t

SAMC

x requirement is met before the last asynchronous trigger, in

fact the last trigger will issue an asynchronous end-of-sampling. It is only the start-of-conversion

which is always synchronous. The variable delay between the asynchronous end-of-sampling

and the next clock-positive edge-aligned start-of-conversion is bridged by the sampling capacitor

which holds the analog voltage value unchanged until it can be converted by the synchronous

ADC.

Table 22-5: Class 1 ADC Triggering

Figure 22-9 graphically explains the various cases for the STRGEN and SSAMPEN bits. Any

trigger is asynchronous by nature and similarly, the trigger for ADC module being asynchronous

can arrive any time, with reference to a single T

clock. This is depicted by “(1 period jitter)”.

Once the trigger is received, the “presynchronized trigger” occurs 1 T

clock after the actual

trigger. Please note that the presynchronized trigger is an internal signal.

Considering the case when both STRGENx and SSAMPENx are ‘0’ (no presynchronized trigger

and asynchronous sampling), the asynchronous trigger causes the ADC to switch from Sample

mode to Conversion mode. In other words, in such a situation, the presynchronized trigger is

ignored (i.e., not used). This is true only if the sample time (t

SAMC

x) is met.

Considering the next case, when STRGENx = 1 and SSAMPENx = 0 (presynchronized trigger

and asynchronous sampling), the presynchronized trigger is the signal that causes the ADC to

switch from Sample mode to Conversion mode. This condition is true only if the sample time

SAMC

x) is met.

For both conditions previously mentioned STRGENx, SSAMPENx = 00 and STRGENx,

SSAMPENx = 10), the explained behaviors are true if sample time (t

SAMC

x) is met. In a case of

a repeated trigger and when sample time (t

SAMC

x) is met, the explained behavior is graphically

depicted in Figure 22-10. The figure shows that the second trigger occurs after the t

SAMC

x time

is elapsed. Therefore, the second trigger causes the ADC to switch from Sample mode to

Convert mode. Please note that, the trigger (first or second trigger) is an asynchronous trigger or

a presynchronized trigger, based on the setting of STRGENx, SSAMPENx as ‘00’ or ‘10’.

In case where the t

SAMC

x time is not met, the trigger (whether asynchronous or presynchronized)

would not cause the switch from sample to convert. Instead, the ADC will wait for t

SAMC

x time

before switching from sample to convert mode. This is depicted in Figure 22-11. In the figure, the

second trigger occurs well before the t

SAMC

x time is elapsed. Therefore, this trigger does not

cause a start of conversion. Instead, the sample-to-conversion happens only after the t

SAMC

time is complete. In other words, even while setting the ADC to Asynchronous Sampling mode

(SSAMPEN = 0), the behavior of the ADC will be synchronous if the sample time (t

SAMC

x) is not

met between each trigger.

Returning to Figure 22-9 and considering the case when STRGENx = x and SSAMPENx = 1

(synchronous sampling), the ADC switches from sample to conversion (2 * T

+ t

SAMC

x) after the

presynchronized trigger.

STRGEN SSAMPEN Description

0 0 No presynchronized trigger and asynchronous sampling.

1 0 Presynchronized trigger and asynchronous sampling.

x 1 Synchronous sampling.

PIC32 Family Reference Manual

Figure 22-9: Presynchronized Trigger (STRGEN bit) and Synchronized Sampling (SSAMPEN bit)

Control Clock (TQ)

Trigger (1 period jitter)

Presynchronized Trigger

Sample

ends

‘00’: STRGENx = 0, SSAMPENx = 0

W6$0&[

ADCxTIME<9:0>

2 * TQ

‘10’: STRGENx = 1, SSAMPENx = 0

Sample ends,

Conversion starts

tSAMCx already completed in past

Conversion

starts

7RWDO6DPSOH7LPH Sample ends,

Conversion starts

µ[¶675*(1[  RU 66$03(1[   

PIC32 Family Reference Manual

Figure 22-11: Asynchronous Sampling (SSAMPEN = 0) (When trigger is too fast (before t

SAMC

x is complete),

the ADC enforces minimum sampling time (t

SAMC

x) and defaults to synchronous sampling)

Class 1 inputs are usually meant to convert analog signals that are fast and transitory in nature.

In addition, multiple Class 1 inputs would be required to convert different analog signals that are

in phase relation to each other. Examples of such a signal would be 3-phase current signals of a

motor.

Considering a case when ADC0, ADC1, and ADC2 are used to sample 3-phase current and all

of the ADC modules use STRGENx, SSAMPENx = 00 (no presynchronized trigger and

asynchronous sampling), the individual trigger for ADC occurs at slightly different times (due to

propagation delay of trigger signal). This is depicted in Figure 22-12. This difference in trigger

causes a phase error in the sampled analog signal. To avoid such errors, the presynchronized

trigger and asynchronous sampling should be used (i.e., STRGENx, SSAMPENx = 10). The

usage of a presynchronized trigger will ensure that all of the ADC modules receive the trigger at

exactly the same time.

Trigger

Sample

Convert

tSAMCx

tCONVERT

First Trigger

Second Trigger occurred

before t SAMCx

1 TQjitter

Section 22. 12-bit High-Speed SAR ADC

Figure 22-12: Presynchronized Trigger Waveform (When multiple Class 1 inputs are used to convert phase

currents of a 3-phase motor)

Since the trigger and synchronization works with the control clock (T

) and the ADC modules

work on their own clock (T

), proper synchronization should be maintained between the two

clock domains. For proper synchronization, two bits are provided, FSSCLKEN (ADCCON1<10>

and FSPBCLKEN (ADCCON1<9>). The usage of these bits are as follows:

• Set the FSSCLKEN bit if one of the following conditions is true:

- ADCSEL<1:0> = (SYSCLK)

- ADCSEL<1:0> = (REFCLK3) and the REFCLK3 is also a divided clock derived from

the system clock (SYSCLK)

- ADCSEL<1:0> = (FRC) and the system clock is also set to be driven by FRC

- ADCSEL<1:0> = PBCLK (for PIC32MZ family)/SYSCLK (for PIC32MK family) and the

PBCLK (for PIC32MZ family) clock is a divided clock derived from the system clock

• Set the FSPBCLKEN bit if one of the following conditions is true:

- ADCSEL<1:0> = SYSCLK and the peripheral clock is a divided clock from the system

clock and the ADC is not faster than the peripheral clock. This means that both the

peripheral clock and the ADC clock are divided from the same system clock, but the

division ratio of the ADC clock is higher than or equal to the division ratio of the periph-

eral clock, which makes the peripheral clock synchronous to, but not slower than the

ADC clock.

- ADCSEL<1:0> = REFCLK3 and REFCLK3 is synchronous to, and slower than the

peripheral clock, which is true if the peripheral clock is also derived from the

REFCLK3, but is not slower than the ADC clock

- ADCSEL<1:0> = FRC and the peripheral clock is also divided from the FRC and is not

slower than the ADC clock

- ADCSEL<1:0> = PBCLK (for PIC32MZ family/SYSCLK (for PIC32MK family)

Control Clock (TQ)

Trigger (1 period jitter)

Although ADC1, ADC2, and ADC3 use the common

trigger, due to propagation delay, the “end of sampling

and start of conversion” does not occur at the exact

same time.

‘00’: STRGEN0 0= 0, SSAMPEN = 0

‘00’: STRGEN1 1= 0, SSAMPEN = 0

‘00’: STRGEN2 2= 0, SSAMPEN = 0

ADC0

ADC1

ADC2

PIC32 Family Reference Manual

22.4.4.3 CONVERSION TRIGGER SOURCES AND CONTROL

The following are the possible sources for each trigger signal:

• External trigger selection through the TRGSRCx<4:0> bits in the ADCTRGx registers. This

capability is supported only for class 1 and class 2 analog inputs. Typically, the user

specifies a particular trigger source to initiate a conversion for specific input.

All of the analog inputs may select the same trigger source if desired. In such an event, the

result will resemble a “scanned conversion”, which will have its order of completion enforced

by the priority of the inputs associated with the same trigger source. The first trigger selec-

tion is ‘00000’ (no trigger), which amounts to temporarily disabling that particular trigger and

consequently, temporarily disabling that analog input from being converted. The next two

selections for trigger source (GSWTRG and GLSWTRG) are software generated trigger

sources. The second software generated trigger selection is the Global Software Trigger

(GSWTRG). This trigger links to the GSWTRG bit in the ADCCON3 register, which may be

used to enable the user application to initiate a single conversion. Since GSWTRG is a

self-clearing bit, it clears itself on the next ADC clock cycle after being set by the user appli-

cation. The third software generated trigger selection is the Global Level Software Trigger

(GLSWTRG), which is linked to the GLSWTRG bit in the ADCCON3 register. This trigger

may be used by the user application to initiate a burst of consecutive samples, as the

GLSWTRG bit is not self-clearing. The fourth trigger selection is a special selection, the

Scan Trigger selection, which allows the Class 1 and Class 2 analog inputs to be included

as members of a global scan of all inputs. The remaining trigger selections 5 to 31 are device

dependent. Refer to the specific device data sheet for more information.

• Scanned trigger selection via the STRGSRC<4:0> bits in the ADCCON1 register and

select bits in the ADCCSSx registers. This mode is typically used to initiate the conversion

of a group of analog inputs. This capability works for Class 1, 2, and 3 analog inputs, but is

typically used for Class 3 inputs because they do not have individual associated TRGSRC

bits. One of the trigger selections is the GSWTRG bit in the ADCCON3 register, which may

be used to enable the user software to initiate a conversion.

• User initiated trigger via the ADINSEL<5:0> bits and the RQCNVRT bit in the ADCCON3

request for a specified analog input. Using this mode enables the user application to trigger

the conversion of an input without changing the trigger source configuration of the ADC.

This is useful in handling error situations where another software module wants ADC infor-

mation without disrupting the normal operation of the ADC. This is also the preferred

method to generate the initial trigger to start an digital filter sequence.

• User controlled sampling of Class 2 and Class 3 inputs through the ADINSEL<5:0> bits and

the SAMP bit in the ADCCON3 register. Setting the SAMP bit causes the Class 2 and

Class 3 inputs to be in Sampling mode, while ignoring the selection of the SAMC<9:0> bits.

This mode is also useful in software conversion of ADC with software selectable sample

time.

• External module (such as PTG) may specify an analog input for conversion through the

setting of ECRIEN bit in the ADCCON2 register. This method operates independently of the

normal TRGSRC and STRGSRC methods. External modules may still use individual

trigger signals and initiate conversions through the normal TRGSRC and STRGSRC meth-

ods.

PIC32 Family Reference Manual

Example 22-3: ADC Scanning Multiple Inputs (Continued)

/* Set up the trigger sources */

ADCTRG1bits.TRGSRC0 = 3; // Set AN0 (Class 1) to trigger from scan source

ADCTRG3bits.TRGSRC8 = 3; // Set AN8 (Class 2) to trigger from scan source

// AN40 (Class 3) always uses scan trigger source

/* Early interrupt */

ADCEIEN1 = 0; // No early interrupt

ADCEIEN2 = 0;

/* Turn the ADC on */

ADCCON1bits.ON = 1;

/* Wait for voltage reference to be stable */

while(!ADCCON2bits.BGVRRDY); // Wait until the reference voltage is ready

while(ADCCON2bits.REFFLT); // Wait if there is a fault with the reference voltage

/* Enable clock to analog circuit */

ADCANCONbits.ANEN0 = 1; // Enable the clock to analog bias ADC0

ADCANCONbits.ANEN7 = 1; // Enable, ADC7

/* Wait for ADC to be ready */

while(!ADCANCONbits.WKRDY0); // Wait until ADC0 is ready

while(!ADCANCONbits.WKRDY7); // Wait until ADC7 is ready

/* Enable the ADC module */

ADCCON3bits.DIGEN0 = 1; // Enable ADC0

ADCCON3bits.DIGEN7 = 1; // Enable ADC7

while (1) {

/* Trigger a conversion */

ADCCON3bits.GSWTRG = 1;

/* Wait the conversions to complete */

while (ADCDSTAT1bits.ARDY0 == 0);

/* fetch the result */

result[0] = ADCDATA0;

while (ADCDSTAT1bits.ARDY8 == 0);

/* fetch the result */

result[1] = ADCDATA8;

while (ADCDSTAT2bits.ARDY40 == 0);

/* fetch the result */

result[2] = ADCDATA40;

* Process results here

}

return (1);

}

PIC32 Family Reference Manual

Figure 22-15: Digital Comparator

ADCDATAx

DCMPLO

ADCDATAx

DCMPLO

ADCDATAx

DCMPLO

ADCDATAx

DCMPHI

ADCDATAx

DCMPHI

ADCDATAx

DCMPHI

IELOLO

IELOHI

IEHILO

IEHIHI

IEBTWN

ENDCMP

Interrupt Generation Logic For Digital Comparator

ADCDATAx

PIC32 Family Reference Manual

Example 22-5: ADC Digital Oversampling Filter (Continued)

/* Configure ADCCMPCONx */

ADCCMPCON1 = 0; // No digital comparators are used. Setting the ADCCMPCONx

ADCCMPCON2 = 0; // register to '0' ensures that the comparator is disabled.

ADCCMPCON3 = 0; // Other registers are ‘don't care’.

ADCCMPCON4 = 0;

ADCCMPCON5 = 0;

ADCCMPCON6 = 0;

/* Configure ADCFLTRx */

ADCFLTR1 = 0; // Clear all bits

ADCFLTR1bits.CHNLID = 0; // Use AN0 as the source

ADCFLTR1bits.OVRSAM = 3; // 16x oversampling

ADCFLTR1bits.DFMODE = 0; // Oversampling mode

ADCFLTR1bits.AFEN = 1; // Enable filter 1

ADCFLTR2 = 0; // Clear all bits

ADCFLTR3 = 0;

ADCFLTR4 = 0;

ADCFLTR5 = 0;

ADCFLTR6 = 0;

/* Set up the trigger sources */

ADCTGSNSbits.LVL0 = 0; // Edge trigger

ADCTRG1bits.TRGSRC0 = 1; // Set AN0 to trigger from software.

/* Turn the ADC on */

ADCCON1bits.ON = 1;

/* Wait for voltage reference to be stable */

while(!ADCCON2bits.BGVRRDY); // Wait until the reference voltage is ready

while(ADCCON2bits.REFFLT); // Wait if there is a fault with the reference voltage

/* Enable clock to analog circuit */

ADCANCONbits.ANEN0 = 1; // Enable the clock to analog bias and digital control

/* Wait for ADC to be ready */

while(!ADCANCONbits.WKRDY0); // Wait until ADC0 is ready

/* Enable the ADC module */

ADCCON3bits.DIGEN0 = 1; // Enable ADC0

while (1) {

/* Trigger a conversion */

ADCCON3bits.GSWTRG = 1;

/* Wait for the oversampling process to complete */

while (ADCFLTR1bits.AFRDY == 0);

/* fetch the result */

result = ADCFLTR1bits.FLTRDATA;

* Process result Here

* Note 1: Loop time determines the sampling time for the first sample.

* remaining samples sample time is determined by set sampling + conversion time.

* Note 2: The first 5 samples may have reduced accuracy.

}

return (1);

}

Figure 22-18: ADC Filter Comparisons Example

Edge_Conv_Trig_1

Edge_Conv_Trig_2

Edge_Conv_Trig_3

Edge_Conv_Trig_4

ADC Edge Trigger Period

TRGSRCx<4:0> bits (ADCTRGx<31:0>)

Edge_Conv_Trig_1

Edge_Conv_Trig_2

Edge_Conv_Trig_3

Edge_Conv_Trig_4

SAMC + Conv Period

ADC_Meas_1A+B+C+D

Conv_1B

Conv_1C

Conv_1D

Conv_2B

Conv_2C

Conv_2D

Conv_3B

Conv_3C

Conv_3D

Conv_4B

Conv_4C

Conv_4D

ADC Edge Trigger Period

TRGSRCx<4:0> bits (ADCTRGx<31:0>)

ADC_Meas_2A+B+C+D

ADC_Meas_3A+B+C+D

ADC_Meas_4A+B+C+D

DFMODE bit (ADCFLTRx< 29>) = 1DFMODE bit (ADCFLTRx<29>) = 0

When the DFMODE bit (ADCFLTRx<29> = 0

Mininum Trigger Period  {(OVRSAM<2:0> bits (ADCFLTRx<28:26>)) [(SAMC<7:0> bits (ADCxTIME<7:0>)) TAD + ((SELRES<1:0> bits (ADCxTIME<

Example:

 OVRSAM<2:0> bits (ADCFLTRx<28:26 >) = 4x Samples

 SAMC<7:0> bits (ADCxTIME<7:0) = 3 T AD

 SELRES<1:0> bits (ADCxTIME<25:24>) = 12 bits

Edge_Conv_Trig_x

Minimum Trigger Period  (4* (3 T AD AD+ 13 T )) = 64 TAD

AFRDY bit (ADCFLTRx<24>) = 1

13-bit ADC Result (Interrupt)

AFRDY bit (ADCFLTRx<24>) = 1

13-bit ADC Result (Interrupt)

AFRDY bit (ADCFLTRx<24>) = 1

13-bit ADC Result (Interrupt)

AFRDY bit (A

12-bit ADC R

(ADC_Meas_1+2+3+4) / 4

Conv_1

Conv_2

Conv_3

PIC32 Family Reference Manual

22.5.3 FIFO Data Output

The dedicated ADC module has a provision to store the output data into a FIFO. This could be

useful while the ADC is used to convert signals at a very high throughput. The ADCFIFO register

is the read port for the FIFO. The FIFO is 128 level deep and is circular in nature.

The ADC module that needs to use the FIFO is selected by the ADCxEN bits

(ADCFSTAT<30:24>). If more than one ADC module needs to use FIFO, all those respective bits

can be set among ADCxEN. While reading the data from FIFO, the ADCID<2:0> bits

(ADCFSTAT<2:0>) should be read first and then the data from the ADCFIFO register. This way,

the user application knows from which ADC module the data originated from the FIFO. The FEN

bit (ADCFSTAT<31>) bit is set to enable the FIFO operation. Once data is available in FIFO, the

FRDY bit (ADCFSTAT<22>) is set and remains set until the FIFO is entirely read and is devoid

of any data. If required, the FIEN bit (ADCFSTAT<23) can be set to generate interrupt.

Example 22-6: ADC FIFO Usage for Class 1 Input

Note 1: FIFO depth depends on the device. Please refer to the specific device data sheet

for details.

2: While retrieving data from the FIFO, user code should read both the ADCID<2:0>

bits and the ADCFIFO register during each successive reads.

int main(int argc, char** argv) {

int result[128], index = 0;

/* Configure ADCCON1 */

ADCCON1 = 0; // No ADCCON1 features are enabled including: Stop-in-Idle, turbo,

// CVD mode, Fractional mode and scan trigger source.

/* Configure ADCCON2 */

ADCCON2 = 0; // Since, we are using only the Class 1 inputs, no setting is

// required for ADCDIV

/* Initialize warm up time register */

ADCANCON = 0;

ADCANCONbits.WKUPCLKCNT = 5; // Wakeup exponent = 32 * TADx

/* Clock setting */

ADCCON3 = 0;

ADCCON3bits.ADCSEL = 0; // Select input clock source

ADCCON3bits.CONCLKDIV = 1; // Control clock frequency is half of input clock

ADCCON3bits.VREFSEL = 0; // Select AVDD and AVSS as reference source

ADC0TIMEbits.ADCDIV = 1; // ADC0 clock frequency is half of control clock = TAD0

ADC0TIMEbits.SAMC = 5; // ADC0 sampling time = 5 * TAD0

ADC0TIMEbits.SELRES = 3; // ADC0 resolution is 12 bits

/* Select analog input for ADC modules, no presync trigger, not sync sampling */

ADCTRGMODEbits.SH0ALT = 0; // ADC0 = AN0

/* Select ADC input mode */

ADCIMCON1bits.SIGN0 = 0; // unsigned data format

ADCIMCON1bits.DIFF0 = 0; // Single ended mode

/* Configure ADCGIRQENx */

ADCGIRQEN1 = 0; // No interrupts are used

ADCGIRQEN2 = 0;

/* Configure ADCCSSx */

ADCCSS1 = 0; // No scanning is used

ADCCSS2 = 0;

/* Configure ADCCMPCONx */

ADCCMPCON1 = 0; // No digital comparators are used. Setting the ADCCMPCONx

ADCCMPCON2 = 0; // register to '0' ensures that the comparator is disabled.

ADCCMPCON3 = 0; // Other registers are ‘don't care’.

ADCCMPCON4 = 0;

ADCCMPCON5 = 0;

ADCCMPCON6 = 0;

Section 22. 12-bit High-Speed SAR ADC

Example 22-6: ADC FIFO Usage for Class 1 Input (Continued)

/* Configure ADCFLTRx */

ADCFLTR1 = 0; // Clear all bits

ADCFLTR2 = 0;

ADCFLTR3 = 0;

ADCFLTR4 = 0;

ADCFLTR5 = 0;

ADCFLTR6 = 0;

/* Set up the trigger sources */

ADCTGSNSbits.LVL0 = 0; // Edge trigger

ADCTRG0bits.TRGSRC0 = 1; // Set AN0 to trigger from software.

/* Early interrupt */

ADCEIEN1 = 0; // No early interrupt

ADCEIEN2 = 0;

/* Set FIFO */

ADCFSTAT = 0; // Clear all bits

ADCFSATbits.ADC0EN = 1; // Select ADC0

ADCFSATbits.FEN = 1; // Enable FIFO

/* Turn the ADC on */

ADCCON1bits.ON = 1;

/* Wait for voltage reference to be stable */

while(!ADCCON2bits.BGVRRDY); // Wait until the reference voltage is ready

while(ADCCON2bits.REFFLT); // Wait if there is a fault with the reference voltage

/* Enable clock to analog circuit */

ADCANCONbits.ANEN0 = 1; // Enable the clock to analog bias and digital control

/* Wait for ADC to be ready */

while(!ADCANCONbits.WKRDY0); // Wait until ADC0 is ready

/* Enable the ADC module */

ADCCON3bits.DIGEN0 = 1; // Enable ADC0

while (1) {

/* Trigger a conversion */

ADCCON3bits.GSWTRG = 1;

/* Wait the conversions to complete and data available in FIFO */

while (ADCFSTATbits.FRDY == 0);

/* Once FIFO bit is set, read all possible data, until bit is clear */

while(ADCFSTATbits.FRDY)

{

/* If data overflow occurred in FIFO, break read process */

if(ADCFSTATbits.FWROVERR)

{

break;

}

/* if ADC ID is really '0', read data.

This is more appropriate when multiple ADC modules are

using the FIFO, therefore, reading the ADC ID will

identify the ADC and data relation */

if(ADCFSTATbits.ADCID == 0)

{

/* Read data from FIFO */

result[index] = ADCFIFO;

/* For each FIFO read, ADCFSTATbits.FCNT will keep reducing */

index++;

if(index >= 128)

index = 0;

}

* Process results here

}

return (1);

}

Termékspecifikációk

Márka:	Microchip
Kategória:	nincs kategorizálva
Modell:	PIC32MZ1025DAA288

Szüksége van segítségre?

Ha segítségre van szüksége Microchip PIC32MZ1025DAA288, tegyen fel kérdést alább, és más felhasználók válaszolnak Önnek

Az Ön neve*

Az Ön e-mail címe*

Írja ide kérdését

Útmutatók nincs kategorizálva Microchip

Microchip AT89C51AC2 Útmutató

15 Január 2025

Microchip AT91SAM7S32 Útmutató

15 Január 2025

Microchip AT91SAM7SE32 Útmutató

15 Január 2025

Microchip AT89LS52 Útmutató

15 Január 2025

Microchip AT91SAM7S512 Útmutató

15 Január 2025

Microchip AT97SC3205T Útmutató

15 Január 2025

Microchip AT91SAM7SE512 Útmutató

15 Január 2025

Microchip AT91SAM9CN11 Útmutató

15 Január 2025

Microchip ATECC608A-TFLXTLS Útmutató

15 Január 2025

Microchip ATA8215 Útmutató

15 Január 2025

Útmutatók nincs kategorizálva

Legújabb útmutatók nincs kategorizálva

MOZA SR-P Útmutató

10 Április 2025

Soundstream VRN-64HBL Útmutató

10 Április 2025

Panasonic Lumix DMW-AC11 Útmutató

10 Április 2025

Planet PWR-240-48 Útmutató

9 Április 2025

CaterChef 445001 Útmutató

9 Április 2025

IFM E40581 Útmutató

9 Április 2025

Livn Bolt Útmutató

9 Április 2025

Livn Beats Útmutató

9 Április 2025

Alpine DP2-40C-BC Útmutató

9 Április 2025

IFM O3R252 Útmutató

9 Április 2025